HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 45

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

Figure 31.20 Operational Flowchart for Commands with Write Data
Figure 31.20 Operational Flowchart for Commands with Write Data
Figure 31.21 Operational Flowchart for Commands with Write Data
Figure 31.21 Operational Flowchart for Commands with Write Data
Figure 31.22 Operational Flowchart for Commands with Write Data (Stream Transfer)....... 1087
Figure 31.23 Operational Flowchart for Read Sequence (Single Block Transfer)................... 1090
Figure 31.24 Operational Flowchart for Read Sequence
Figure 31.24 Operational Flowchart for Read Sequence
Figure 31.25 Operational Flowchart for Read Sequence
Figure 31.25 Operational Flowchart for Read Sequence
Figure 31.26 Operational Flowchart for Rear Sequence (Stream Read Transfer).................... 1095
Figure 31.27 Operational Flowchart for Pre-defined Multiblock Read Transfer
Figure 31.27 Operational Flowchart for Pre-defined Multiblock Read Transfer
Figure 31.28 Operational Flowchart for Write Sequence (Single Block Transfer).................. 1100
Figure 31.29 Operational Flowchart for Write Sequence
Figure 31.29 Operational Flowchart for Write Sequence
Figure 31.30 Operational Flowchart for Write Sequence
Figure 31.30 Operational Flowchart for Write Sequence
Figure 31.31 Operational Flowchart for Write Sequence (Stream Write Transfer) ................. 1105
Figure 31.32 Operational Flowchart for Pre-defied Multiblock Write Transfer
Figure 31.32 Operational Flowchart for Pre-defied Multiblock Write Transfer
Section 33 User Break Controller (UBC)
Figure 33.1
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
(Open-ended Multiblock Transfer) (1) ............................................................... 1083
(Open-ended Multiblock Transfer) (2) ............................................................... 1084
(Pre-defined Multiblock Transfer) (1) ................................................................ 1085
(Pre-defined Multiblock Transfer) (2) ................................................................ 1086
(Open-ended Multiblock Transfer) (1) ............................................................... 1091
(Open-ended Multiblock Transfer) (2) ............................................................... 1092
(Pre-defined Multiblock Transfer) (1) ................................................................ 1093
(Pre-defined Multiblock Transfer) (2) ................................................................ 1094
in Auto Mode (1) ................................................................................................ 1096
in Auto Mode (2) ................................................................................................ 1097
(Open-ended Multiblock Transfer) (1) ............................................................... 1101
(Open-ended Multiblock Transfer) (2) ............................................................... 1102
(Pre-defined Multiblock Transfer) (1) ................................................................ 1103
(Pre-defined Multiblock Transfer) (2) ................................................................ 1104
in Auto Mode (1) ................................................................................................ 1106
in Auto Mode (2) ................................................................................................ 1107
Block Diagram of UBC ...................................................................................... 1112
Page xlv of lx