ispPAC-POWR1014-01T48I Lattice, ispPAC-POWR1014-01T48I Datasheet - Page 21

• Manufacturer Part Number: ispPAC-POWR1014-01T48I
• Description: Supervisory Circuits Prec. Prog. Pwr Sppl y Seq. Mon. Trim I
• Manufacturer: Lattice
• Series: ispPAC®r

Specifications of ispPAC-POWR1014-01T48I

• Number Of Voltages Monitored: 10
• Output Type: Open Collector / Drain
• Manual Reset: Not Resettable
• Watchdog: No Watchdog
• Power-up Reset Delay (typ): 500 ms
• Supply Voltage (max): 3.96 V
• Supply Voltage (min): 2.8 V
• Supply Current (typ): 20 mA
• Mounting Style: SMD/SMT
• Package / Case: TQFP-48
• Applications: General Purpose
• Voltage - Input: -0.3 V ~ 5.9 V
• Voltage - Supply: 2.8 V ~ 3.96 V
• Current - Supply: 20mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Lattice Semiconductor
Figure 2-11. ispPAC-POWR1014/A Macrocell Block Diagram
Clock and Timer Functions
Figure 2-12 shows a block diagram of the ispPAC-POWR1014/A’s internal clock and timer systems. The master
clock operates at a fixed frequency of 8MHz, from which a fixed 250kHz PLD clock is derived.
Figure 2-12. Clock and Timer System
The internal oscillator runs at a fixed frequency of 8 MHz. This signal is used as a source for the PLD and timer
clocks. It is also used for clocking the comparator outputs and clocking the digital filters in the voltage monitor cir-
PT4
PT3
PT2
PT1
PT0
Clock
Polarity
Block Init Product Term
Oscillator
Internal
8MHz
SW0
Global Polarity Fuse for
Init Product Term
SW1
MCLK
Product Term Allocation
Global Reset
32
SW2
2-21
PLDCLK
Power On Reset
Timer 0
Timer 1
Timer 2
Timer 3
ispPAC-POWR1014/A Data Sheet
Macrocell flip-flop provides
D, T, or combinatorial
output with polarity
D/T
PLD Clock
R
CLK
To/From
P
Q
PLD
To PLD Output