STM8AF52AA STMicroelectronics, STM8AF52AA Datasheet - Page 22

no-image

STM8AF52AA

Manufacturer Part Number
STM8AF52AA
Description
STM8AF52 CAN Line
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8AF52AA

Max Fcpu
24 MHz
Program Memory
32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memory
up to 2 Kbytes true data EEPROM; endurance 300 kcycles
Ram
2 Kbytes to 6 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8AF52AA
Manufacturer:
ST
0
Part Number:
STM8AF52AATA
Manufacturer:
ST
0
Part Number:
STM8AF52AATAY
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8AF52AATAY
Manufacturer:
ST
0
Company:
Part Number:
STM8AF52AATAY
Quantity:
4 860
Part Number:
STM8AF52AATC
Manufacturer:
ST
Quantity:
85
Part Number:
STM8AF52AATC
Manufacturer:
ST
0
Part Number:
STM8AF52AATC
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8AF52AATCY
0
Product overview
5.8
5.9
5.9.1
22/106
Analog to digital converter (ADC)
The STM8A products described in this datasheet contain a 10-bit successive approximation
ADC with up to 16 multiplexed input channels, depending on the package.
The ADC name differs between the datasheet and the STM8A/S reference manual (see
Table
Table 9.
ADC features
Communication interfaces
The following sections give a brief overview of the communication peripheral. Some
peripheral names differ between the datasheet and the STM8A/S reference manual (see
Table
Table 10.
Universal synchronous/asynchronous receiver transmitter (USART)
The devices covered by this datasheet contain one USART interface. The USART can
operate in standard SCI mode (serial communication interface, asynchronous) or in SPI
emulation mode. It is equipped with a 16 bit fractional prescaler. It features LIN master
support.
Detailed feature list:
10-bit resolution
Single and continuous conversion modes
Programmable prescaler: f
Conversion trigger on timer events, and external events
Interrupt generation at end of conversion
Selectable alignment of 10-bit data in 2 x 8 bit result registers
Shadow registers for data consistency
ADC input range: VSSA = VIN = VDDA
Schmitt-trigger on analog inputs can be disabled to reduce power consumption
Full duplex, asynchronous communications
NRZ standard format (mark/space)
9).
10).
Peripheral name in datasheet
Peripheral name in datasheet
ADC naming
Communication peripheral naming correspondence
LINUART
USART
ADC
Doc ID 14395 Rev 8
MASTER
divided by 2 to 18
Peripheral name in reference manual
Peripheral name in reference manual
STM8AF52/62xx, STM8AF51/61xx
(RM0016)
(RM0016)
UART1
UART3
ADC2

Related parts for STM8AF52AA