ep2s130 Altera Corporation, ep2s130 Datasheet - Page 128

no-image

ep2s130

Manufacturer Part Number
ep2s130
Description
Stratix Ii Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep2s130F1020
Manufacturer:
ALTERA
0
Part Number:
ep2s130F102015N
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2s130F1020C3
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C3N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
ep2s130F1020C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2s130F1020C3N
0
Part Number:
ep2s130F1020C4
Manufacturer:
ALTERA
Quantity:
748
Part Number:
ep2s130F1020C4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2s130F1020C4N
Manufacturer:
HYUNDAI
Quantity:
1 730
Part Number:
ep2s130F1020C4N
Manufacturer:
ALTERA
Quantity:
3 000
Document Revision History
Document
Revision History
3–14
Stratix II Device Handbook, Volume 1
May 2007, v4.2 Moved Document Revision History section to the end
Table 3–7. Document Revision History (Part 1 of 2)
Document
Date and
Version
of the chapter.
Updated the
section.
the Device & Pin Options dialog box in the Quartus II software uses a
32-bit CRC circuit to ensure data reliability and is one of the best options
for mitigating SEU.
You can implement the error detection CRC feature with existing circuitry
in Stratix II devices, eliminating the need for external logic. For Stratix II
devices, CRC is computed by the device during configuration and
checked against an automatically computed CRC during normal
operation. The CRC_ERROR pin reports a soft error when configuration
SRAM data is corrupted, triggering device reconfiguration.
Custom-Built Circuitry
Dedicated circuitry is built in the Stratix II devices to perform error
detection automatically. This error detection circuitry in Stratix II devices
constantly checks for errors in the configuration SRAM cells while the
device is in user mode. You can monitor one external pin for the error and
use it to trigger a re-configuration cycle. You can select the desired time
between checks by adjusting a built-in clock divider.
Software Interface
In the Quartus II software version 4.1 and later, you can turn on the
automated error detection CRC feature in the Device & Pin Options
dialog box. This dialog box allows you to enable the feature and set the
internal frequency of the CRC between 400 kHz to 50 MHz. This controls
the rate that the CRC circuitry verifies the internal configuration SRAM
bits in the FPGA device.
For more information on CRC, refer to AN 357: Error Detection Using CRC
in Altera FPGA Devices.
Table 3–7
“Temperature Sensing Diode (TSD)”
Changes Made
shows the revision history for this chapter.
Summary of Changes
Altera Corporation
May 2007

Related parts for ep2s130