ep2s130 Altera Corporation, ep2s130 Datasheet - Page 177

no-image

ep2s130

Manufacturer Part Number
ep2s130
Description
Stratix Ii Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep2s130F1020
Manufacturer:
ALTERA
0
Part Number:
ep2s130F102015N
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2s130F1020C3
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C3N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
ep2s130F1020C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2s130F1020C3N
0
Part Number:
ep2s130F1020C4
Manufacturer:
ALTERA
Quantity:
748
Part Number:
ep2s130F1020C4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2s130F1020C4N
Manufacturer:
HYUNDAI
Quantity:
1 730
Part Number:
ep2s130F1020C4N
Manufacturer:
ALTERA
Quantity:
3 000
Altera Corporation
May 2007
Notes to
(1)
(2)
(3)
(4)
(5)
t
t
M E G A C L K H
M E G A C L R
Table 5–42. M-RAM Block Internal Timing Microparameters (Part 2 of 2)
Symbol
F
These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.
These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.
For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade
devices offer the industrial temperature grade.
For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second
number is the minimum timing parameter for commercial devices.
MAX
Table
of M-RAM Block obtained using the Quartus II software does not necessarily equal to 1/TMEGARC.
5–42:
Minimum clock high
time
Minimum clear pulse
width
Parameter
Stratix II Clock Timing Parameters
See
t
t
t
t
C I N
C O U T
P L L C I N
P L L C O U T
Table 5–43. Stratix II Clock Timing Parameters
Tables 5–43
Symbol
1,250
Min
144
(4)
Grade
-3 Speed
through
Delay from clock pad to I/O input register
Delay from clock pad to I/O output register
Delay from PLL
Delay from PLL
Max
(2)
5–67
1,312
Min
151
(4)
Grade
-3 Speed
for Stratix II clock timing parameters.
inclk
inclk
Max
(3)
Stratix II Device Handbook, Volume 1
pad to I/O input register
pad to I/O output register
Parameter
1,437
1,437
Min
165
165
(5)
-4 Speed
DC & Switching Characteristics
Grade
Note (1)
Max
1,675
Min
192
(4)
-5 Speed
Grade
Max
5–41
Unit
ps
ps

Related parts for ep2s130