ep2s130 Altera Corporation, ep2s130 Datasheet - Page 91

• Manufacturer Part Number: ep2s130
• Description: Stratix Ii Device Family Data Sheet
• Manufacturer: Altera Corporation

Figure 2–56. DQS Phase-Shift Circuitry
Notes to
(1)
(2)
(3)
(4)
Altera Corporation
May 2007
to IOE
DQSn
Pin
Δt
There are up to 18 pairs of DQS and DQSn pins available on the top or the bottom of the Stratix II device. There are
up to 10 pairs on the right side and 8 pairs on the left side of the DQS phase-shift circuitry.
The Δt module represents the DQS logic block.
Clock pins CLK[15..12]p feed the phase-shift circuitry on the top of the device and clock pins CLK[7..4]p feed
the phase circuitry on the bottom of the device. You can also use a PLL clock output as a reference clock to the phase-
shift circuitry.
You can only use PLL 5 to feed the DQS phase-shift circuitry on the top of the device and PLL 6 to feed the DQS
phase-shift circuitry on the bottom of the device.
Figure
to IOE
DQS
Pin
Δt
2–56:
f
to IOE
DQSn
Pin
Δt
These dedicated circuits combined with enhanced PLL clocking and
phase-shift ability provide a complete hardware solution for interfacing
to high-speed memory.
For more information on external memory interfaces, refer to the
External Memory Interfaces in Stratix II & Stratix II GX Devices chapter in
volume 2 of the Stratix II Device Handbook or the Stratix II GX Device
Handbook.
Programmable Drive Strength
The output buffer for each Stratix II device I/O pin has a programmable
drive strength control for certain I/O standards. The LVTTL, LVCMOS,
SSTL, and HSTL standards have several levels of drive strength that the
user can control. The default setting used in the Quartus II software is the
maximum current strength setting that is used to achieve maximum I/O
performance. For all I/O standards, the minimum setting is the lowest
drive strength that guarantees the I
minimum settings provides signal slew rate control to reduce system
noise and signal overshoot.
to IOE
DQS
Pin
Δt
Notes
CLK[15..12]p (2)
Phase-Shift
Circuitry
(1), (2), (3),
DQS
From PLL 5 (3)
to IOE
DQS
Pin
(4)
Δt
OH
DQSn
to IOE
Pin
Stratix II Device Handbook, Volume 1
Δt
/I
OL
of the standard. Using
to IOE
DQS
Pin
Δt
Stratix II Architecture
to IOE
DQSn
Pin
Δt
DQS Logic
Blocks
2–83