ep2s130 Altera Corporation, ep2s130 Datasheet - Page 209

no-image

ep2s130

Manufacturer Part Number
ep2s130
Description
Stratix Ii Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep2s130F1020
Manufacturer:
ALTERA
0
Part Number:
ep2s130F102015N
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2s130F1020C3
Manufacturer:
ALTERA
0
Part Number:
ep2s130F1020C3N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
ep2s130F1020C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2s130F1020C3N
0
Part Number:
ep2s130F1020C4
Manufacturer:
ALTERA
Quantity:
748
Part Number:
ep2s130F1020C4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2s130F1020C4N
Manufacturer:
HYUNDAI
Quantity:
1 730
Part Number:
ep2s130F1020C4N
Manufacturer:
ALTERA
Quantity:
3 000
Altera Corporation
May 2007
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
1.2-V Differential
HSTL
3.3-V LVTTL
3.3-V LVCMOS
2.5-V
LVTTL/LVCMOS
Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 5 of 5)
Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 1 of 5)
I/O Standard
I/O Standard
The toggle rate applies to 0-pF output load for all I/O standards except for LVDS and HyperTransport technology
on row I/O pins. For LVDS and HyperTransport technology on row I/O pins, the toggle rates apply to load from
0 to 5pF.
1.2-V HSTL is only supported on column I/O pins in I/O banks 4, 7, and 8.
Differential HSTL and SSTL is only supported on column clock and DQS outputs.
HyperTransport technology is only supported on row I/O and row dedicated clock input pins.
LVPECL is only supported on column clock pins.
Refer to
for PLL output.
Table
Tables 5–81
5–78:
Strength
OCT 50 Ω
12 mA
16 mA
20 mA
24 mA
12 mA
16 mA
20 mA
24 mA
12 mA
16 mA
Strength
Drive
4 mA
8 mA
4 mA
8 mA
4 mA
8 mA
Drive
through
5–91
478
260
213
136
138
134
377
206
141
108
387
163
142
120
83
65
-3
Column I/O Pins (MHz)
280
-3
Column I/O Pins
if using SERDES block. Use the toggle rate values from the clock output column
Maximum Output Clock Toggle Rate Derating Factors (ps/pF)
510
333
247
197
187
177
391
212
145
111
427
224
203
182
88
72
-4
-4
-
510
333
247
197
187
177
391
212
145
111
427
224
203
182
88
72
-5
-5
-
478
260
213
377
206
387
163
142
-3
-
-
-
-
-
-
-
-
Row I/O Pins (MHz)
Row I/O Pins
-3
-
510
333
247
391
212
427
224
203
-4
-
-
-
-
-
-
-
-
Stratix II Device Handbook, Volume 1
-4
-
DC & Switching Characteristics
510
333
247
391
212
427
224
203
-5
-
-
-
-
-
-
-
-
-5
-
Note (1)
Dedicated Clock Outputs
466
291
211
166
154
143
377
178
115
391
170
152
134
86
79
74
-3
Clock Outputs (MHz)
280
-3
510
333
247
197
187
177
391
212
145
111
427
224
203
182
88
72
-4
-4
-
510
333
247
197
187
177
391
212
145
111
427
224
203
182
88
72
-5
-5
5–73
-

Related parts for ep2s130