S9S12XS256J0CAL Freescale Semiconductor, S9S12XS256J0CAL Datasheet - Page 201

• Manufacturer Part Number: S9S12XS256J0CAL
• Description: MCU 256K FLASH 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S9S12XS256J0CAL

• Core Processor: HCS12X
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: CAN, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 91
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 8K x 8
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 16x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Processor Series: S12XS
• Core: HCS12
• Data Bus Width: 16 bit
• Data Ram Size: 12 KB
• Interface Type: CAN, SCI, SPI
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 91
• Number Of Timers: 12
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: DEMO9S12XSFAME, EVB9S12XEP100
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 16 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

6.3.2.4
Read: Anytime
Write: Anytime the module is disarmed.
This register configures the comparators for range matching.
Freescale Semiconductor
Address: 0x0023
CDCM[1:0]
ABCM[1:0]
Reset
Field
3–2
1–0
W
R
C and D Comparator Match Control — These bits determine the C and D comparator match mapping as
described in
A and B Comparator Match Control — These bits determine the A and B comparator match mapping as
described in
Debug Control Register2 (DBGC2)
0
0
7
TRCMOD
TRANGE
TALIGN
= Unimplemented or Reserved
00
01
10
11
00
01
10
11
00
01
10
11
Table
Table
0
0
6
6-13.
6-14.
Table 6-10. TRCMOD Trace Mode Bit Encoding
Table 6-11. TALIGN Trace Alignment Encoding
Figure 6-6. Debug Control Register2 (DBGC2)
Table 6-9. TRANGE Trace Range Encoding
S12XS Family Reference Manual, Rev. 1.11
Table 6-12. DBGC2 Field Descriptions
Trace only in address range from Comparator C to $7FFFFF
Trace only in address range from $00000 to Comparator D
Trace only in range from Comparator C to Comparator D
0
0
5
Trace buffer entries before and after trigger
Trace from all addresses (No filter)
Trigger at end of stored data
Trigger before storing data
0
0
4
Description
Tracing Range
Description
Description
Reserved
Pure PC
Normal
Loop1
Detail
0
3
CDCM
0
2
S12X Debug (S12XDBGV3) Module
0
1
ABCM
0
0
201