S9S12XS256J0CAL Freescale Semiconductor, S9S12XS256J0CAL Datasheet - Page 246

no-image

S9S12XS256J0CAL

Manufacturer Part Number
S9S12XS256J0CAL
Description
MCU 256K FLASH 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12XS256J0CAL

Core Processor
HCS12X
Core Size
16-Bit
Speed
40MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
91
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Eeprom Size
8K x 8
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Processor Series
S12XS
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
12 KB
Interface Type
CAN, SCI, SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
91
Number Of Timers
12
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
DEMO9S12XSFAME, EVB9S12XEP100
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 16 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
3 598
Part Number:
S9S12XS256J0CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
3 598
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
20 000
S12XE Clocks and Reset Generator (S12XECRGV1)
8.3.2.8
This register selects the timeout period for the Real Time Interrupt.
Read: Anytime
Write: Anytime
246
Module Base + 0x0007
RTR[6:4]
RTR[3:0]
RTDEC
Reset
Field
6–4
3–0
0000 (÷1)
RTR[3:0]
7
W
R
RTDEC
Decimal or Binary Divider Select Bit — RTDEC selects decimal or binary based prescaler values.
0 Binary based divider value. See
1 Decimal based divider value. See
Real Time Interrupt Prescale Rate Select Bits — These bits select the prescale rate for the RTI. See
10
Real Time Interrupt Modulus Counter Select Bits — These bits select the modulus counter target value to
provide additional
RTICTL register. The source clock for the RTI is OSCCLK.
S12XECRG RTI Control Register (RTICTL)
0
7
A write to this register initializes the RTI counter.
and
Table
(OFF)
OFF
000
8-11.
RTR6
1
Figure 8-10. S12XECRG RTI Control Register (RTICTL)
Table 8-10. RTI Frequency Divide Rates for RTDEC = 0
0
6
granularity.Table 8-10
(2
001
2
S12XS Family Reference Manual, Rev. 1.11
Table 8-9. RTICTL Field Descriptions
10
10
Table 8-8. FM Amplitude selection
)
RTR5
FM1
0
5
0
0
1
1
Table 8-10
Table 8-11
(2
010
2
11
11
0
1
0
1
and
)
RTR4
NOTE
FM0
Table 8-11
0
4
Description
(2
011
2
12
12
RTR[6:4] =
)
FM Amplitude /
FM off
±1%
±2%
±4%
f
show all possible divide values selectable by the
VCO
RTR3
0
3
Variation
(2
100
2
13
13
)
RTR2
0
2
(2
101
2
14
14
)
Freescale Semiconductor
RTR1
0
1
(2
110
2
15
15
)
RTR0
(2
Table 8-
111
2
0
0
16
16
)

Related parts for S9S12XS256J0CAL