S9S12XS256J0CAL Freescale Semiconductor, S9S12XS256J0CAL Datasheet - Page 354

• Manufacturer Part Number: S9S12XS256J0CAL
• Description: MCU 256K FLASH 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S9S12XS256J0CAL

• Core Processor: HCS12X
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: CAN, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 91
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 8K x 8
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 16x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Processor Series: S12XS
• Core: HCS12
• Data Bus Width: 16 bit
• Data Ram Size: 12 KB
• Interface Type: CAN, SCI, SPI
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 91
• Number Of Timers: 12
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: DEMO9S12XSFAME, EVB9S12XEP100
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 16 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Periodic Interrupt Timer (S12PIT24B4CV1)
12.3.0.2
Read: Anytime
Write: Anytime
12.3.0.3
Read: Anytime
Write: Anytime
354
Module Base + 0x0001
Module Base + 0x0002
PFLT[3:0]
PCE[3:0]
Reset
Reset
Field
Field
3:0
3:0
W
W
R
R
PIT Force Load Bits for Timer 3-0 — These bits have only an effect if the corresponding timer channel (PCE
set) is enabled and if the PIT module is enabled (PITE set). Writing a one into a PFLT bit loads the corresponding
16-bit timer load register into the 16-bit timer down-counter. Writing a zero has no effect. Reading these bits will
always return zero.
PIT Enable Bits for Timer Channel 3:0 — These bits enable the PIT channels 3-0. If PCE is cleared, the PIT
channel is disabled and the corresponding flag bit in the PITTF register is cleared. When PCE is set, and if the
PIT module is enabled (PITE = 1) the 16-bit timer counter is loaded with the start count value and starts down-
counting.
0 The corresponding PIT channel is disabled.
1 The corresponding PIT channel is enabled.
PIT Force Load Timer Register (PITFLT)
PIT Channel Enable Register (PITCE)
0
0
0
0
7
7
0
0
0
0
6
6
Figure 12-4. PIT Force Load Timer Register (PITFLT)
Figure 12-5. PIT Channel Enable Register (PITCE)
S12XS Family Reference Manual, Rev. 1.11
Table 12-3. PITFLT Field Descriptions
Table 12-4. PITCE Field Descriptions
0
0
0
0
5
5
0
0
0
0
4
4
Description
Description
PFLT3
PCE3
0
0
0
3
3
PFLT2
PCE2
0
0
0
2
2
Freescale Semiconductor
PFLT1
PCE1
0
0
0
1
1
PFLT0
PCE0
0
0
0
0
0