S9S12XS256J0CAL Freescale Semiconductor, S9S12XS256J0CAL Datasheet - Page 695

no-image

S9S12XS256J0CAL

Manufacturer Part Number
S9S12XS256J0CAL
Description
MCU 256K FLASH 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12XS256J0CAL

Core Processor
HCS12X
Core Size
16-Bit
Speed
40MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
91
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Eeprom Size
8K x 8
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Processor Series
S12XS
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
12 KB
Interface Type
CAN, SCI, SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
91
Number Of Timers
12
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
DEMO9S12XSFAME, EVB9S12XEP100
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 16 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
3 598
Part Number:
S9S12XS256J0CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
3 598
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
20 000
In
In
Freescale Semiconductor
(CPOL = 0)
(CPOL = 1)
1
Figure A-7
Table A-27
Num
See
10
11
12
13
1
1
2
3
4
5
6
9
(Output)
(Output)
(Output)
(Output)
1.If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1,bit 2... MSB.
(Input)
MISO
MOSI
Figure
SCK
SCK
SS
C
D
D
D
D
D
D
D
D
D
D
D
D
A-8.
the timing diagram for master mode with transmission format CPHA=1 is depicted.
Port Data
the timing characteristics for master mode are listed.
SCK frequency
SCK period
Enable lead time
Enable lag time
Clock (SCK) high or low time
Data setup time (inputs)
Data hold time (inputs)
Data valid after SCK edge
Data valid after SS fall (CPHA = 0)
Data hold time (outputs)
Rise and fall time inputs
Rise and fall time outputs
9
2
Master MSB OUT2
4
Table A-27. SPI Master Mode Timing Characteristics
5
Characteristic
MSB IN2
1
Figure A-7. SPI Master Timing (CPHA = 1)
S12XS Family Reference Manual, Rev. 1.11
6
4
12
12
Bit MSB-1. . . 1
11
Bit MSB-1. . . 1
Symbol
t
t
t
wsck
t
f
t
t
lead
vsck
t
t
t
t
sck
sck
t
vss
lag
su
ho
rfo
hi
rfi
13
Master LSB OUT
13
1/2048
Min
20
2
8
8
LSB IN
Typ
1/2
1/2
1/2
3
Electrical Characteristics
2048
Max
1/2
Port Data
29
15
8
8
1
Unit
f
t
t
t
t
ns
ns
ns
ns
ns
ns
ns
bus
bus
sck
sck
sck
695

Related parts for S9S12XS256J0CAL