CP80617004119AES LBU3 Intel, CP80617004119AES LBU3 Datasheet - Page 251
CP80617004119AES LBU3
Manufacturer Part Number
CP80617004119AES LBU3
Description
Manufacturer
Intel
Datasheet
1.CP80617004119AES_LBU3.pdf
(388 pages)
Specifications of CP80617004119AES LBU3
Lead Free Status / RoHS Status
Compliant
- Current page: 251 of 388
- Download datasheet (2Mb)
Processor Configuration Registers
1.17.1
1.17.2
Datasheet
Note:
Index - MMIO Address Register
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
MMIO_INDEX: A 32 bit IO write to this port loads the offset of the MMIO register or
offset into the GTT that needs to be accessed. An IO Read returns the current value of
this register. An 8-/16-bit IO write to this register is completed by the processor but
does not update this register.
This mechanism to access internal graphics MMIO registers must not be used to access
VGA IO registers which are mapped through the MMIO space. VGA registers must be
accessed directly through the dedicated VGA IO ports.
Data - MMIO Data Register
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
MMIO_DATA: A 32-bit IO write to this port is re-directed to the MMIO register/GTT
location pointed to by the MMIO-index register. A 32-bit IO read to this port is re-
directed to the MMIO register address pointed to by the MMIO-index register regardless
of the target selection in MMIO_INDEX(1:0). 8- or 16-bit IO writes are completed by
the processor and may have un-intended side effects, hence must not be used to
access the data port. 8- or 16-bit IO reads are completed normally.
If the target field in MMIO Index selects “GTT”, reads to MMIO data return is undefined.
31:0
31:2
Bit
1:0
Bit
Access
Access
RW
RW
RW
00000000h
Default
Value
00000000h
Default
Value
00b
MMIO Data Window (DATA)
0/2/0/PCI IO
0-3h
00000000h
RW
32 bits
0/2/0/PCI IO
4-7h
00000000h
RW
32 bits
Register/GTT Offset (REGGTTO)
This field selects any one of the DWORD registers within
the MMIO register space of Device 2 if the target is
MMIO Registers.
This field selects a GTT offset if the target is the GTT.
Target (TARG)
00: MMIO Registers
01: GTT
1X: Reserved
Description
Description
251
Related parts for CP80617004119AES LBU3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation