XCV50-6TQ144C Xilinx Inc, XCV50-6TQ144C Datasheet - Page 17

• Manufacturer Part Number: XCV50-6TQ144C
• Description: IC FPGA 2.5V C-TEMP 144-TQFP
• Manufacturer: Xilinx Inc
• Series: Virtex™r

Specifications of XCV50-6TQ144C

• Number Of Logic Elements/cells: 1728
• Number Of Labs/clbs: 384
• Total Ram Bits: 32768
• Number Of I /o: 98
• Number Of Gates: 57906
• Voltage - Supply: 2.375 V ~ 2.625 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 144-LQFP
• Case: TQFP144
• Dc: 03+
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Table 8: Master/Slave Serial Mode Programming Switching
DS003-2 (v2.8.1) December 9, 2002
Product Specification
CCLK
R
Resistor on Done
DIN setup/hold, slave mode
DIN setup/hold, master mode
DOUT
High time
Low time
Maximum Frequency
Frequency Tolerance, master mode with
respect to nominal
Optional Pull-up
(Output)
DOUT
PROGRAM
CCLK
DIN
1
Figure 13: Slave-Serial Mode Programming Switching Characteristics
Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line.
Description
M2
PROGRAM
DONE
M0 M1
Figure 12: Master/Slave Serial Mode Circuit Diagram
MASTER
SERIAL
VIRTEX
1 T
DCC
DOUT
CCLK
INIT
DIN
2 T
3 T
CCD
3.3V
CCO
www.xilinx.com
1-800-255-7778
4.7 K
4 T
CCH
(Low Reset Option Used)
CLK
DATA
CE
RESET/OE
XC1701L
References
Figure
1/2
1/2
3
4
5
CEO
Virtex™ 2.5 V Field Programmable Gate Arrays
V
CC
T
T
DSCK
PROGRAM
DONE
M2
DIN
CCLK
5 T
Symbol
DCC
M0 M1
XC4000XL,
T
T
T
F
VIRTEX,
SLAVE
CCO
CCL
CCH
CCL
CC
/T
/T
CKDS
CCD
DOUT
INIT
xcv_12_091499
Values
5.0 / 0
5.0 / 0
+45%
–30%
12.0
5.0
5.0
66
X5379_a
Module 2 of 4
MHz, max
ns, max
ns, min
ns, min
ns, min
ns, min
Units
13