XCV50-6TQ144C Xilinx Inc, XCV50-6TQ144C Datasheet - Page 43

IC FPGA 2.5V C-TEMP 144-TQFP

XCV50-6TQ144C

Manufacturer Part Number
XCV50-6TQ144C
Description
IC FPGA 2.5V C-TEMP 144-TQFP
Manufacturer
Xilinx Inc
Series
Virtex™r
Datasheet

Specifications of XCV50-6TQ144C

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
384
Total Ram Bits
32768
Number Of I /o
98
Number Of Gates
57906
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-LQFP
Case
TQFP144
Dc
03+
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCV50-6TQ144C
Manufacturer:
XIL
Quantity:
1 238
Part Number:
XCV50-6TQ144C
Manufacturer:
XILINX
Quantity:
988
Part Number:
XCV50-6TQ144C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCV50-6TQ144C
Manufacturer:
XILINX
0
Part Number:
XCV50-6TQ144C(ES)
Manufacturer:
XILINX
0
Part Number:
XCV50-6TQ144C-0641
Manufacturer:
XILINX
0
Part Number:
XCV50-6TQ144C0167
Manufacturer:
XILINX
0
Virtex Pin-to-Pin Input Parameter Guidelines
All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock
loading. Values are expressed in nanoseconds unless otherwise noted
Global Clock Set-Up and Hold for LVTTL Standard, with DLL
DS003-3 (v3.2) September 10, 2002
Production Product Specification
Notes:
1.
2.
3.
Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different
standards, adjust the setup time delay by the values shown in Input Delay Adjustments.
No Delay
Global Clock and IFF, with DLL
IFF = Input Flip-Flop or Latch
Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
DLL output jitter is already included in the timing calculation.
A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but
if a "0" is listed, there is no positive hold time.
Description
R
T
PSDLL
Symbol
/T
PHDLL
XCV1000
www.xilinx.com
1-800-255-7778
XCV100
XCV150
XCV200
XCV300
XCV400
XCV600
XCV800
Device
XCV50
0.40 / –0.4
0.40 /–0.4
0.40 /–0.4
0.40 /–0.4
0.40 /–0.4
0.40 /–0.4
0.40 /–0.4
0.40 /–0.4
0.40 /–0.4
Min
Virtex™ 2.5 V Field Programmable Gate Arrays
1.7 /–0.4
1.7 /–0.4
1.7 /–0.4
1.7 /–0.4
1.7 /–0.4
1.7 /–0.4
1.7 /–0.4
1.7 /–0.4
1.7 /–0.4
Speed Grade
-6
1.8 /–0.4
1.9 /–0.4
1.9 /–0.4
1.9 /–0.4
1.9 /–0.4
1.9 /–0.4
1.9 /–0.4
1.9 /–0.4
1.9 /–0.4
-5
2.1 /–0.4
2.1 /–0.4
2.1 /–0.4
2.1 /–0.4
2.1 /–0.4
2.1 /–0.4
2.1 /–0.4
2.1 /–0.4
2.1 /–0.4
-4
Module 3 of 4
Units
min
min
min
min
min
min
min
min
min
ns,
ns,
ns,
ns,
ns,
ns,
ns,
ns,
ns,
19

Related parts for XCV50-6TQ144C