MC9S12C128VFU Freescale Semiconductor, MC9S12C128VFU Datasheet - Page 357

MC9S12C128VFU

Manufacturer Part Number
MC9S12C128VFU
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12C128VFU

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
25MHz
Interface Type
CAN/SCI/SPI
Program Memory Type
Flash
Program Memory Size
128KB
Total Internal Ram Size
4KB
# I/os (max)
60
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/2.97V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale
Quantity:
38 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
12.3.2.5
The PWMCAE register contains six control bits for the selection of center aligned outputs or left aligned
outputs for each PWM channel. If the CAEx bit is set to a 1, the corresponding PWM output will be center
aligned. If the CAEx bit is cleared, the corresponding PWM output will be left aligned. Reference
Section 12.4.2.5, “Left Aligned Outputs,”
detailed description of the PWM output modes.
Freescale Semiconductor
PCKB[2:0]
PCKA[2:0]
Field
6:5
2:0
Prescaler Select for Clock B — Clock B is 1 of two clock sources which can be used for channels 2 or 3. These
three bits determine the rate of clock B, as shown in
Prescaler Select for Clock A — Clock A is 1 of two clock sources which can be used for channels 0, 1, 4, or 5.
These three bits determine the rate of clock A, as shown in
PWM Center Align Enable Register (PWMCAE)
PCKB2
PCKA2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Table 12-5. PWMPRCLK Field Descriptions
Table 12-6. Clock B Prescaler Selects
Table 12-7. Clock A Prescaler Selects
MC9S12C-Family / MC9S12GC-Family
PCKB1
PCKA1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
and
Section 12.4.2.6, “Center Aligned Outputs,”
Rev 01.24
PCKB0
PCKA0
Chapter 12 Pulse-Width Modulator (PWM8B6CV1) Block Description
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Description
Table
12-6.
Table
Value of Clock B
Value of Clock A
Bus Clock / 128
Bus Clock / 128
12-7.
Bus Clock / 16
Bus Clock / 32
Bus Clock / 16
Bus Clock / 32
Bus Clock / 64
Bus Clock / 64
Bus Clock / 2
Bus Clock / 4
Bus Clock / 8
Bus Clock / 2
Bus Clock / 4
Bus Clock / 8
Bus Clock
Bus Clock
for a more
357

Related parts for MC9S12C128VFU