ISP1761BE STEricsson, ISP1761BE Datasheet - Page 68

no-image

ISP1761BE

Manufacturer Part Number
ISP1761BE
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1761BE

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
LQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1761BE
Manufacturer:
ST
0
Part Number:
ISP1761BE
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1761BE
Quantity:
56
Company:
Part Number:
ISP1761BE
Quantity:
1 000
Part Number:
ISP1761BE-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1761BEGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1761BEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 66.
ISP1761_5
Product data sheet
Bit
DW3
63
62
61
60 to 47
46 to 32
DW2
31 to 24
23 to 8
7 to 0
DW1
63 to 47
46
45 to 44
43 to 42
41 to 35
34 to 32
DW0
31
30 to 29
High-speed isochronous IN and OUT: bit description
Symbol
A
H
B
reserved
NrBytes
Transferred
[14:0]
reserved
DataStart
Address[15:0]
reserved
S
EPType[1:0]
Token[1:0]
Device
Address[6:0]
EndPt[3:1]
EndPt[0]
Mult[1:0]
Frame[7:0]
Access
SW — sets
HW — writes
HW — writes
-
HW — writes
-
SW — writes
SW — writes
-
SW — writes
SW — writes
SW — writes
SW — writes
SW — writes
SW — writes
SW — writes
Value
-
-
-
0
-
0
-
-
-
-
-
-
-
-
-
-
Rev. 05 — 13 March 2008
Description
Active: This bit is the same as the Valid bit.
Halt: Only one bit for the entire millisecond. When this bit is set,
the Valid bit is reset. The device decides to stall an endpoint.
Babble: Not applicable here.
Set to 0 for isochronous.
Number of Bytes Transferred: This field indicates the number of
bytes sent or received for this transaction. If Mult[1:0] is greater
than one, it is possible to store intermediate results in this field.
NrBytesTransferred[14:0] is 32 kB
Set to 0 for isochronous.
Data Start Address: This is the start address for data that will be
sent or received on or from the USB bus. This is the internal
memory address and not the direct CPU address.
RAM address = (CPU address
Bits 2 to 0 — Don’t care
Bits 7 to 3 — Frame number that this PTD will be sent for ISO
OUT or IN
-
This bit indicates whether a split transaction has to be executed.
0 — High-speed transaction
1 — Split transaction
Endpoint type:
01 — Isochronous
Token: This field indicates the token PID for this transaction:
00 — OUT
01 — IN
Device Address: This is the USB address of the function
containing the endpoint that is referred to by this buffer.
Endpoint: This is the USB address of the endpoint within the
function.
Endpoint: This is the USB address of the endpoint within the
function.
This field is a multiplier counter used by the host controller as the
number of successive packets the host controller may submit to
the endpoint in the current execution.
For details, refer to Appendix D of
Controller Interface Specification for Universal Serial Bus
Rev.
1.0”.
…continued
Hi-Speed USB OTG controller
400h) / 8
Ref. 2 “Enhanced Host
1 B per PTD.
© NXP B.V. 2008. All rights reserved.
ISP1761
67 of 163

Related parts for ISP1761BE