ST7DALIF2 STMicroelectronics, ST7DALIF2 Datasheet - Page 79

• Manufacturer Part Number: ST7DALIF2
• Description: 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
• Manufacturer: STMicroelectronics

Specifications of ST7DALIF2

• 8 Kbytes Single Voltage Flash Program Memory With Read-out Protection, In-circuit Programming And In-application Programming (icp And Iap). 10k Write/erase Cycles Guaranteed, Data Retention: 20 years at 55°C.
• 256 Bytes Data Eeprom With Read-out Protection. 300k Write/erase Cycles Guaranteed, Data Retention: 20 years at 55°C.
• Clock Sources: Internal 1% RC oscillator, crystal/ceramic resonator or external clock
• Five Power Saving Modes: Halt, Active-Halt, Wait and Slow, Auto Wake Up From Halt

ST7DALIF2
14.6.4
14.6.5
14.6.6
14.6.7
software should read the counter value in two consecutive read operations. The CNTRH
register can be incremented between the two reads, and in order to be accurate when
f
If CNTRL is close to its highest value, CNTRH could be incremented before it is read
When a counter overflow occurs, the counter restarts from the value specified in the ATR
register.
Autoreload register (ATRH)
Read / Write
Reset Value: 0000 0000 (00h)
Autoreload register (ATRL)
Read / Write
Reset Value: 0000 0000 (00h)
Bits 11:0 = ATR[11:0] Autoreload Register.
This is a 12-bit register which is written by software. The ATR register value is automatically
loaded into the upcounter when an overflow occurs. The register value is used to set the
PWM frequency.
PWM output control register (PWMCR)
Read/Write
Reset Value: 0000 0000 (00h)
Bits 7:0 = OE[3:0] PWMx output enable.
These bits are set and cleared by software and cleared by hardware after a reset.
0: PWM mode disabled. PWMx output alternate function disabled: I/O pin free for general
purpose I/O after an overflow event.
1: PWM mode enabled
PWMx control status register (PWMxCSR)
Read / Write
Reset Value: 0000 0000 (00h)
Bits 7:2= Reserved, must be kept cleared.
TIMER
ATR7
15
0
7
7
0
7
0
=f
CPU
, the software should take this into account when CNTRL and CNTRH are read.
ATR6
OE3
0
6
0
ATR5
0
0
0
ATR4
OE2
0
0
ATR11
ATR3
0
0
12-bit autoreload timer 2 (AT2)
ATR10
ATR2
OE1
0
ATR9
ATR1
OPx
0
CMPFx
ATR0
ATR8
OE0
0
0
8
0
79/171