ST7DALIF2 STMicroelectronics, ST7DALIF2 Datasheet - Page 93

• Manufacturer Part Number: ST7DALIF2
• Description: 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
• Manufacturer: STMicroelectronics

Specifications of ST7DALIF2

• 8 Kbytes Single Voltage Flash Program Memory With Read-out Protection, In-circuit Programming And In-application Programming (icp And Iap). 10k Write/erase Cycles Guaranteed, Data Retention: 20 years at 55°C.
• 256 Bytes Data Eeprom With Read-out Protection. 300k Write/erase Cycles Guaranteed, Data Retention: 20 years at 55°C.
• Clock Sources: Internal 1% RC oscillator, crystal/ceramic resonator or external clock
• Five Power Saving Modes: Halt, Active-Halt, Wait and Slow, Auto Wake Up From Halt

ST7DALIF2
16.6
16.6.1
16.6.2
16.6.3
16.7
If the software asks the DCM to receive a "forward frame", the software must switch the
DCM to Receive state by clearing the RTS bit and setting the RTA bit in the DCMCR register
during the interrupt routine.
If the ITF interrupt flag is set in the DCMCSR register, the software must set the RTA bit in
the DCMCR register to allow the DCM to perform the next DALI signal reception or
transmission.
The DALIIN signal is always taken into account by the 4-bit pre-shifter.
Special functions
Forced transmission (test mode)
The DCM must receive a "forward frame" before sending back a "backward frame". But it is
possible to force the DCM into Transmit state by setting the FTS bit in the DCMCR register.
The DCMBD register will be shifted out in DALI format, the Most Significant Bit-first.
Preferably before forcing the DCM into Transmit state, the user should reset/set the DCME
bit in the DCMCR register. An interrupt flag will be generated after a forced transmission (the
ITF bit in the DCMCSR register).
Procedure:
Normal transmission
After the "forward frame" reception, the software must write the backward data byte to the
DCMBD register and set both the RTS and RTA bits in the DCMCR register to start the
transmission.
It is not possible to send a backward frame just after having sent a backward frame (see
DALI standard protocol).
DCM enable
The user can enable or disable the DCM by writing the DCME bit in the DCMCR register.
This bit is also used to reset the entire internal finite state machine.
DALI interface failure
If the DALI input signal is set to low level for a 2-bit period (1.66 ms), then the DCM
generates an error flag by setting the EF bit in the DCMCSR register. This bit can be cleared
by reading the DCMCSR register. The interface failure is detected if the DCM is in Receive
state only.
– Reset the DCME bit in the DCMCR register.
– Write the backward value in the DCMBD register.
– Set both the DCME and the FTS bits in the DCMCR register.
– When an interrupt is generated (end of transmission, the ITF bit is set in the
– To return to normal DALI communications, reset/set the DCME bit and reset the FTS
DCMCSR register), set the RTA bit in the DCMCR register to re-start a transmission.
bit in the DCMCR register.
DALI communication module
93/171