dp83630sqx National Semiconductor Corporation, dp83630sqx Datasheet - Page 99

no-image

dp83630sqx

Manufacturer Part Number
dp83630sqx
Description
Precision Phyter - Ieee 1588 Precision Time Protocol Transceiver
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dp83630sqx/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
dp83630sqx/NOPB
Quantity:
13 000
15:12
11:8
15:8
15:8
15:0
Bit
7:4
3:0
Bit
7:0
Bit
7:0
Bit
14.7.2 PHY Status Frame Configuration Register 1 (PSF_CFG1), Page 6
This register provides configuration for the PHY Status Frame function. Specifically, the 16-bit value in this register is used as the
first 16-bits of the PTP Header data for the PHY Status Frame.
14.7.3 PHY Status Frame Configuration Register 2 (PSF_CFG2), Page 6
This register provides configuration for the PHY Status Frame function. Specifically, the 16-bit value in this register is used as the
first 16-bits of the IP Source address for an IPv4 PHY Status Frame.
14.7.4 PHY Status Frame Configuration Register 3 (PSF_CFG3), Page 6
This register provides configuration for the PHY Status Frame function. Specifically, the 16-bit value in this register is used as the
second 16-bits of the IP Source address for an IPv4 PHY Status Frame.
14.7.5 PHY Status Frame Configuration Register 4 (PSF_CFG4), Page 6
This register provides configuration for the PHY Status Frame function. Specifically, the 16-bit value in this register is used to assist
in computation of the IP checksum for an IPv4 PHY Status Frame.
MESSAGETYPE
PTPRESERVED
IP_SA_BYTE1
IP_SA_BYTE0
IP_SA_BYTE3
IP_SA_BYTE2
VERSIONPTP
TRANSPORT-
IP_CHKSUM
SPECIFIC
Bit Name
Bit Name
Bit Name
Bit Name
TABLE 79. PHY Status Frame Configuration Register 4 (PTP_PKTSTS4), address 0x18
TABLE 76. PHY Status Frame Configuration Register 1 (PSF_CFG1), address 0x15
TABLE 77. PHY Status Frame Configuration Register 2 (PSF_CFG2), address 0x16
TABLE 78. PHY Status Frame Configuration Register 3 (PSF_CFG3), address 0x17
0000 0000 0000
0000 0000, RW
0000 0000, RW
0000 0000, RW
0000 0000, RW
0000, RW
0000, RW
0000, RW
0000, RW
0000, RW
Default
Default
Default
Default
PTP v2 reserved field:
This field contains the reserved 4-bit field (at offset 1) to be sent in status packets
from the PHY to the local MAC using the MII receive data interface.
PTP v2 versionPTP field:
This field contains the versionPTP field to be sent in status packets from the PHY
to the local MAC using the MII receive data interface.
PTP v2 Header transportSpecific field:
This field contains the MESSAGETYPE field to be sent in status packets from the
PHY to the local MAC using the MII receive data interface.
PTP v2 messageType field:
This field contains the MESSAGETYPE field to be sent in status packets from the
PHY to the local MAC using the MII receive data interface.
Second byte of IP source address:
This field contains the second byte of the IP source address.
First byte of IP source address:
This field contains the most significant byte of the IP source address.
Fourth byte of IP source address:
This field contains the fourth byte of the IP source address.
Third byte of IP source address:
This field contains the third byte of the IP source address.
IP Checksum:
This field contains a precomputed value ones-complement addition of all fixed
values in the IP Header. The device will add the Total Length and Identification
values to generate the final checksum.
99
Description
Description
Description
Description
www.national.com

Related parts for dp83630sqx