ml7084-001 Oki Semiconductor, ml7084-001 Datasheet - Page 61

• Manufacturer Part Number: ml7084-001
• Description: 4ch Voip Codec
• Manufacturer: Oki Semiconductor

(3) Input Time Slot Selection Method
• PCM Signal Input Pin for CH0a/CH1a (PCMI_a)
For each of the buffers, time slot and enable/disable settings can be made individually using the following setting
method.
<Setting Method>
1) Select TS#1 to TS#16 with the PCMa input buffer n setting register (PCM_ITSn[3:0]_a: n = 0 to 3).
2) The capturing of the PCM data at the applicable time slot position will be started by setting the PCMa input buffer
• PCM Signal Input Pin for CH0b/CH1b (PCMI_b)
For each of the buffers, time slot and enable/disable settings can be made individually using the following setting
method.
<Setting Method>
1) Select TS#1 to TS#16 with the PCMb input buffer n setting register (PCM_ITSn[3:0]_b: n = 0 to 3).
2) The capturing of the PCM data at the applicable time slot position will be started by setting the PCMb input buffer
OKI Semiconductor
The PCM data to be input from PCMI_a can be used to capture a maximum of four time slots with the four buffers
(16-bit width) PCMIa input buffer 0 (ITS0a), PCMIa input buffer 1 (ITS1a), PCMIa input buffer 2 (ITS2a) and
PCMIa input buffer 3 (ITS3a). The four buffers are assigned to capture the following PCM input signals. (See also
Block Diagram of this LSI.)
The PCM data to be input from PCMI_b can be used to capture a maximum of four time slots with the the four
buffers (16-bit width) PCMIb input buffer 0 (ITS0b), PCMIb input buffer 1 (ITS1b), PCMIb input buffer 2
(ITS2b) and PCMIb input buffer 3 (ITS3b). The four buffers are assigned to capture the following PCM input
signals. (See also the Block Diagram of this LSI.)
Furthermore, specify either upper 8 bits or lower 8 bits of 16-bit width with the PCMa input buffer n upper/lower
selection register (ITSn_SEL_a).
n enable control register (PCMIn_EN_b; n = 0 to 3) to “1”.
n enable control register (PCMIn_EN_a; n = 0 to 3) to “1”.
Furthermore, specify either upper 8 bits or lower 8 bits of 16-bit width with the PCMb input buffer n upper/lower
selection register (ITSn_SEL_b).
− PCMIa input buffer 0 (ITS0a):
− PCMIa input buffer 1 (ITS1a)
− PCMIa input buffer 2 (ITS2a)
− PCMIa input buffer 3 (ITS3a)
− PCMIb input buffer 0 (ITS0b):
− PCMIb input buffer 1 (ITS1b)
− PCMIb input buffer 2 (ITS2b)
− PCMIb input buffer 3 (ITS3b)
This buffer captures the PCM input signal for CH0a if a PCM interface is selected as a speech CODEC
interface.
This buffer captures the PCM input signal for CH1a if a PCM interface is selected as a speech CODEC
interface.
This buffer captures the PCM input signal for CH0a if a PCM interface is selected as a front end interface.
This buffer captures the PCM input signal for CH1a if a PCM interface is selected as a front end interface.
This buffer captures the PCM input signal for CH0b if a PCM interface is selected as a front end interface.
This buffer captures the PCM input signal for CH1b if a PCM interface is selected as a front end interface.
This buffer captures the PCM input signal for CH0b if a PCM interface is selected as a speech CODEC
interface.
This buffer captures the PCM input signal for CH1b if a PCM interface is selected as a speech CODEC
interface.
FEDL7224-001FULL-01
ML7224-001TC
61/225