ort82g5 Lattice Semiconductor Corp., ort82g5 Datasheet - Page 32

• Manufacturer Part Number: ort82g5
• Description: Xaui And Fc Fpscs
• Manufacturer: Lattice Semiconductor Corp.

Lattice Semiconductor
• FMPU_RESYNC2A2 for twin channel A[C:D]
• FMPU_RESYNC4B for quad channel B[A:D]
• FMPU_RESYNC2B1 for twin channel B[A:B]
• FMPU_RESYNC2B2 for twin channel B[C:D]
To resynchronize an independent channel (resetting the write and the read pointer of the FIFO) set the following bit
to zero, and then set it to one:
• FMPU_RESYNC1_xx
ORT42G5 Alignment Sequence
1. Follow steps 1, 2 and 3 in the start up sequence described in a later section.
2. Initiate a SERDES software reset by setting the SWRST bit to 1 and then to 0. Note that, any changes to the
3. Wait for 3 ms. REFCLK should be toggling by this time. During this time, configure the following registers.
Set the following bits in registers 30820, 30920:
• XAUI_MODE_xx-set to 1 for XAUI mode or keep the default value of 0 if the Fibre Channel state machine was
• Enable channel alignment by setting FMPU_SYNMODE bits in registers 30811, 30911.
• FMPU_SYNMODE_xx. Set to appropriate values for 2 or 4 channel alignment based on Table 6.
• Set RCLKSEL[A:B] and TCKSEL[A:B] bits in register 30A00.
• RCKSEL[A:B]-choose clock source for 78 MHz RCK78x (Table 18).
• TCKSEL[A:B]-Choose clock source for 78 MHz TCK78x (Table 17).
Send data on serial links. Monitor the following status/alarm bits:
• Monitor the following alarm bits in registers 30020, 30030, 30120, 30130.
• LKI-PLL_xx lock indicator. A 1 indicates that PLL has achieved lock.
• Monitor the following status bits in registers 30804, 30904
• XAUISTAT_xx - In XAUI mode, they should be 10.
Monitor the following status bits in registers 30805, 30905
• DEMUXWAS_xx - They should be 1 indicating word alignment is achieved.
• CH24_SYNCxx - They should be 1 indicating channel alignment. This is cleared by resync.
4. Write a 1 to the appropriate resync registers 30820, 30920 or 30A02. Note that this assumes that the previous
Check out-of-sync and FIFO overflow status in registers 30814 (Bank A).
• SYNC2_A_OOS, SYNC2_A_OVFL - by 2 alignment.
Check out-of-sync status in registers 30914 (Bank B).
• SYNC2_B_OOS, SYNC2_B_OVFL - by 2 alignment.
Check out-of-sync status in registers 30A03.
• SYNC4_OOS, SYNC4_OVFL - by 4 alignment.
• If out-of-sync bit is 1, then rewrite a 1 to the appropriate resync registers and monitor the OOS bit again.
• If Out of Synchronization (OOS) bit is 0 but OVFL bit is 1, then check if the RX_FIFO_MIN value has been pro-
selected.
SERDES configuration bits should be followed by a software reset.
value of the resync bits are 0. The resync operation requires a rising edge. Two writes are required to the
resync bits: write a 0 and then write a 1. It is highly recommended to precede a resync with a word alignment,
especially in situations where a disturbance in the receive SERDES path can cause misalignment of data and
OOS indications without bringing the FC/XAUI state machine to a loss of synch state. A word alignment is
achieved by writing a 0 and then a 1 to the appropriate DOWDALIGNxx bits in registers 30810/30910.
32
ORCA ORT42G5 and ORT82G5 Data Sheet