AM79C940JC/W AMD [Advanced Micro Devices], AM79C940JC/W Datasheet - Page 49
![no-image](/images/no-image-200.jpg)
AM79C940JC/W
Manufacturer Part Number
AM79C940JC/W
Description
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM79C940JCW.pdf
(144 pages)
Reinitialization
The SWRST bit in the BIU Configuration Control
(BIUCC) register can be set to reset the MACE device
into a defined state for reinitialization. The same
sequence described in the initialization section can be
used. The 1 ms delay for the MACE phase lock loop
stabilization need not to be observed as it only applies
to a power-up situation.
TRANSMIT OPERATION
The transmit operation and features of the MACE
device are controlled by programmable options. These
options are programmed through the BIU, FIFO and
MAC Configuration Control registers.
Parameters controlled by the MAC Configuration Con-
trol register are generally programmed only once,
during initialization, and are therefore static during the
normal operation of the MACE device (see the Media
Access Control section for a detailed description). The
features controlled by the FIFO Configuration Control
register and the Transmit Frame Control register can
be re-programmed if the MACE device is not transmit-
ting.
Transmit FIFO Write
The Transmit FIFO is accessed by performing a host
generated write sequence on the MACE device. See
the Slave Access Operation-Write Access section and
the AC Waveforms section, Host System Interface, fig-
ures: Two-Cycle Transmit FIFO/Register Write Timing
and Three-Cycle Transmit FIFO/Register Write Timing
for details of the write access timing.
There are two fundamentally different access methods
to write data into the FIFO. Using the Register Address
mode, the FIFO can be addressed using the ADD0-4
lines, (address 00001b), initiating the cycle with the CS
and R/W (low) signals. The FIFO Direct mode allows
write access to the Transmit FIFO without use of the
address lines, and using only the FDS and R/W lines.
If the MACE device detects both signals active, it will
not execute a write cycle. The write cycle timing for the
Register Address or Direct FIFO modes are identical.
FDS and CS should be mutually exclusive.
The data stream to the Transmit FIFO is written using
multiple byte and/or word writes. CS or FDS does not
have to be returned inactive to commence execution of
the next write cycle. If CS/FDS is detected low at the
falling edge of S0, a write cycle will commence. Note
that EOF must be asserted by the host/controller
during the last byte/word transfer.
Transmit Function Programming
The Transmit Frame Control register allows program-
ming of dynamic transmit attributes. Automatic transmit
features such as retry on collision, FCS generation/
transmission and pad field insertion can all be
Am79C940
p r o g r a m m e d , t o p r o v i d e f l e x i b i l i t y i n t h e
(re-)transmission of messages.
The disable retry on collision (DRTRY bit) and auto-
matic pad field insertion (APAD XMT bit) features
should not be changed while data remains in the Trans-
mit FIFO. Writing to either the DRTRY or APAD XMT
bits in this case may have unpredictable results. These
bits are not internally latched or protected. When writ-
ing to the Transmit Frame Control register the DRTRY
and APAD XMT bits should be programmed consis-
tently. Once the Transmit FIFO is empty, DRTRY and
APAD XMT can be reprogrammed.
This can be achieved with no risk of transmit data loss
or corruption by clearing ENXMT after the packet data
for the current frame has been completely loaded. The
transmission will complete normally and the activation
of the INTR pin can be used to determine if the transmit
frame has completed (XMTINT will be set in the Inter-
rupt Register). Once the Transmit Frame Status has
been read, APAD XMT and/or DRTRY can be changed
and ENXMT set to restart the transmit process with the
new parameters.
APAD XMT is sampled if there are less than 60 bytes
in the transmit packet when the last bit of the last byte
is transmitted. If APAD XMT is set, a pad field of pattern
00h is added until the minimum frame size of 64 bytes
(excluding preamble and SFD) is achieved. If APAD
XMT is clear, no pad field insertion will take place and
runt packet transmission is possible. When APAD XMT
is enabled, the DXMTFCS feature is over-ridden and
the four byte FCS will be added to the transmitted
packet unconditionally.
The disable FCS generation/transmission feature can
be programmed dynamically on a packet by packet
basis. The current state of the DXMTFCS bit is
internally latched on the last write to the Transmit FIFO,
w h e n t h e E O F i n d i c a t i o n i s a s s e r t e d b y t h e
host/controller.
The programming of static transmit attributes are dis-
tributed between the BIU, FIFO and MAC Configura-
tion Control registers.
The point at which transmission begins in relation to
the number of bytes of a frame in the FIFO is controlled
by the XMTSP bits in the BIU Configuration Control
register. Depending on the bus latency of the system,
XMTSP can be set to ensure that the Transmit FIFO
does not underflow before more data is written to the
FIFO. When the entire frame is in the FIFO, or the FIFO
becomes full before the threshold is reached, transmis-
sion of preamble will commence regardless of the
value in XMTSP. The default value of XMTSP is 64
bytes after reset.
The point at which TDTREQ is asserted in relation to
the number of empty bytes present in the Transmit
49