C8051T322-GQR Silicon Labs, C8051T322-GQR Datasheet - Page 165

• Manufacturer Part Number: C8051T322-GQR
• Description: 8-bit Microcontrollers - MCU USB-OTP-16K-LQFP32
• Manufacturer: Silicon Labs

Specifications of C8051T322-GQR

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit

Table 23.3. FIFO Configurations
23.5.1. FIFO Access
Each endpoint FIFO is accessed through a corresponding FIFOn register. A read of an endpoint FIFOn
register unloads one byte from the FIFO; a write of an endpoint FIFOn register loads one byte into the end-
point FIFO. When an endpoint FIFO is configured for Split Mode, a read of the endpoint FIFOn register
unloads one byte from the OUT endpoint FIFO; a write of the endpoint FIFOn register loads one byte into
the IN endpoint FIFO.
USB Register Definition 23.6. FIFOn: USB0 Endpoint FIFO Access
USB Register Address = 0x20-0x23
Name
Reset
Bit
7:0
Type
Bit
Endpoint
Number
FIFODATA[7:0] Endpoint FIFO Access Bits.
0
1
2
3
Name
7
0
Split Mode
Enabled?
N/A
USB Addresses 0x20-0x23 provide access to the 4 pairs of endpoint FIFOs:
0x20: Endpoint 0
0x21: Endpoint 1
0x22: Endpoint 2
0x23: Endpoint 3
Writing to the FIFO address loads data into the IN FIFO for the corresponding
endpoint. Reading from the FIFO address unloads data from the OUT FIFO for
the corresponding endpoint.
N
N
N
Y
Y
Y
6
0
5
0
C8051T620/621/320/321/322/323
(Double Buffer Disabled /
Maximum IN Packet Size
Enabled)
256 / 128
128 / 64
Rev. 1.1
64 / 32
FIFODATA[7:0]
4
0
R/W
Function
3
0
256 / 128
512 / 256
128 / 64
64
Maximum OUT Packet Size
(Double Buffer Disabled /
2
0
Enabled)
256 / 128
128 / 64
64 / 32
1
0
0
0
165