UPD70F3786GJ-GAE-AX Renesas Electronics America, UPD70F3786GJ-GAE-AX Datasheet - Page 1678

no-image

UPD70F3786GJ-GAE-AX

Manufacturer Part Number
UPD70F3786GJ-GAE-AX
Description
MCU 32BIT V850ES/JX3-E 144-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Er
Datasheet

Specifications of UPD70F3786GJ-GAE-AX

Core Processor
RISC
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, CSI, EBI/EMI, Ethernet, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
100
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
124K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3786GJ-GAE-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD70F3786GJ-GAE-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
33.4.6 Pin connection
programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory
programming mode.
status as that immediately after reset.
acknowledge the status immediately after a reset.
1676
When performing on-board writing, mount a connector on the target system to connect to the dedicated flash
In the flash memory programming mode, all the pins not used for flash memory programming become the same
(1) FLMD0 pin
(2) FLMD1 pin
Caution If the V
In the normal operation mode, input a voltage of V
programming mode, supply a write voltage of V
Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V
must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, see
33.5.5 (1) FLMD0 pin.
When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When V
pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following
shows an example of the connection of the FLMD1 pin.
immediately after reset, isolate this signal.
DD
signal is input to the FLMD1 pin from another device during on-board writing and
V850ES/JH3-E,
V850ES/JJ3-E
V850ES/JH3-E,
V850ES/JJ3-E
FLMD0
Figure 33-11. FLMD0 Pin Connection Example
Figure 33-12. FLMD1 Pin Connection Example
FLMD1
Therefore, pin handling is required when the external device does not
CHAPTER 33 FLASH MEMORY
User’s Manual U19601EJ2V0UD
Dedicated flash programmer connection pin
DD
Pull-down resistor (R
Pull-down resistor (R
level to the FLMD0 pin.
SS
level to the FLMD0 pin.
Other device
FLMD0
FLMD1
)
)
DD
is supplied to the FLMD0
In the flash memory
DD
level

Related parts for UPD70F3786GJ-GAE-AX