MC9S08DZ60MLC Freescale Semiconductor, MC9S08DZ60MLC Datasheet - Page 268

IC MCU 60K FLASH 4K RAM 32-LQFP

MC9S08DZ60MLC

Manufacturer Part Number
MC9S08DZ60MLC
Description
IC MCU 60K FLASH 4K RAM 32-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheets

Specifications of MC9S08DZ60MLC

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 10x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
32-LQFP
For Use With
DEMO9S08DZ60 - BOARD DEMOEVB9S08DZ60 - BOARD EVAL FOR 9S08DZ60
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08DZ60MLC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 12 Freescale’s Controller Area Network (S08MSCANV1)
12.5.5.6
The MSCAN is in power down mode
When entering the power down mode, the MSCAN immediately stops all ongoing transmissions and
receptions, potentially causing CAN protocol violations. To protect the CAN bus system from fatal
consequences of violations to the above rule, the MSCAN immediately drives the TXCAN pin into a
recessive state.
In power down mode, all clocks are stopped and no registers can be accessed. If the MSCAN was not in
sleep mode before power down mode became active, the module performs an internal recovery cycle after
powering up. This causes some fixed delay before the module enters normal mode again.
12.5.5.7
The MSCAN can be programmed to wake up the MSCAN as soon as CAN bus activity is detected (see
control bit WUPE in
existing CAN bus action can be modified by applying a low-pass filter function to the RXCAN input line
while in sleep mode (see control bit WUPM in
(CANCTL1)”).
This feature can be used to protect the MSCAN from wake-up due to short glitches on the CAN bus lines.
Such glitches can result from—for example—electromagnetic interference within noisy environments.
12.5.6
The reset state of each individual bit is listed in
registers and their bit-fields.
12.5.7
This section describes all interrupts originated by the MSCAN. It documents the enable bits and generated
flags. Each interrupt is listed and described separately.
268
CPU is in stop mode
or
CPU is in wait mode and the CSWAI bit is set
Reset Initialization
Interrupts
MSCAN Power Down Mode
Programmable Wake-Up Function
The user is responsible for ensuring that the MSCAN is not active when
power down mode is entered. The recommended procedure is to bring the
MSCAN into Sleep mode before the STOP or WAIT instruction (if CSWAI
is set) is executed. Otherwise, the abort of an ongoing message can cause an
error condition and impact other CAN bus devices.
Section 12.3.1, “MSCAN Control Register 0
MC9S08DZ60 Series Data Sheet, Rev. 4
(Table
12-36) when
Section 12.3.2, “MSCAN Control Register 1
Section 12.3, “Register
NOTE
(CANCTL0)”). The sensitivity to
Definition,” which details all the
Freescale Semiconductor

Related parts for MC9S08DZ60MLC