W9751G6IB-25 Winbond Electronics, W9751G6IB-25 Datasheet - Page 45

IC DDR2-800 SDRAM 512MB 84-WBGA

W9751G6IB-25

Manufacturer Part Number
W9751G6IB-25
Description
IC DDR2-800 SDRAM 512MB 84-WBGA
Manufacturer
Winbond Electronics
Datasheet

Specifications of W9751G6IB-25

Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
512M (32Mx16)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
84-WBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W9751G6IB-25
Manufacturer:
WINBOND
Quantity:
15
Part Number:
W9751G6IB-25
Manufacturer:
WINBOND
Quantity:
1 248
Part Number:
W9751G6IB-25
Manufacturer:
Winbond Electronics
Quantity:
10 000
Part Number:
W9751G6IB-25
Manufacturer:
WINBOND/华邦
Quantity:
20 000
9.11.2 AC Characteristics and Operating Condition for -25/-3 speed grade
t
t
t
t
t
t
IS (base)
IH (base)
CK(avg)
CH(avg)
t
CL(avg)
DQSCK
t
t
t
t
t
SYM.
IH (ref)
t
DQSQ
t
t
IS (ref)
DQSH
t
t
t
t
t
DQSS
t
t
DQSL
t
t
t
t
REFI
FAW
t
WTR
RCD
t
RAS
CCD
CKE
RRD
DSS
DSH
t
RFC
t
DAL
RTP
IPW
WR
RC
RP
AC
Active to Read/Write Command Delay Time
Precharge to Active Command Period
Active to Ref/Active Command Period
Active to Precharge Command Period
Auto Refresh to Active/Auto Refresh command
period
Average periodic
refresh Interval
Average clock period
Average clock high pulse width
Average clock low pulse width
DQ output access time from CLK/ CLK
DQS output access time from CLK / CLK
DQS-DQ skew for DQS & associated DQ signals
CKE minimum high and low pulse width
Active to active command period for 2KB page
size
Four Activate Window for 2KB page size
Write recovery time
Auto-precharge write recovery + precharge time WR + tn
Internal Write to Read command delay
Internal Read to Precharge command delay
Address and control input setup time
Address and control input hold time
Address and control input setup time
Address and control input hold time
Address and control input pulse width for each
input
DQS latching rising transitions to associated
clock edges
DQS falling edge to CLK setup time
DQS falling edge hold time from CLK
DQS input high pulse width
DQS input low pulse width
CAS to CAS command delay
Bin(CL-t
SPEED GRADE
PARAMETER
85 ° C
RCD
0 ° C ≦ T
t
t
t
t
CK(avg)
CK(avg)
CK(avg)
CK(avg)
-t
<
RP)
T
CASE
CASE
@ CL=3
@ CL=4
@ CL=5
@ CL=6
≦ 95 ° C
≦ 85 ° C
- 45 -
MIN.
-0.25
3.75
0.48
0.48
-400
-350
0.35
0.35
DDR2-800 (-25)
105
10
45
15
175
250
375
375
2.5
7.5
7.5
0.6
0.2
0.2
15
15
55
40
3
2
5
3
RP
6-6-6
70000
MAX.
0.52
0.52
0.25
400
350
200
7.8
3.9
8
8
8
8
Publication Release Date: Oct. 23, 2009
WR + tn
MIN.
-0.25
3.75
0.48
0.48
-450
-400
0.35
0.35
105
10
50
15
200
275
400
400
DDR2-667 (-3)
7.5
7.5
0.6
0.2
0.2
15
15
55
40
3
2
5
3
RP
5-5-5
70000
MAX.
0.52
0.52
0.25
450
400
240
7.8
3.9
W9751G6IB
8
8
8
UNITS
t
t
t
t
t
t
t
t
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
n
n
n
nS
nS
nS
nS
nS
μS
μS
nS
nS
nS
nS
pS
pS
pS
nS
nS
nS
nS
nS
pS
pS
pS
pS
CK
CK
CK
Revision A06
25
40,42,43
40,42,43
40,42,43
40,42,43
NOTES
10,26,
11,26,
10,26,
11,26,
30,31
30,31
30,31
30,31
30,31
30,31
4,23
8,23
9,23
4,23
5,6
23
23
23
35
35
13
23
23
24
28
28
28
5
5
7

Related parts for W9751G6IB-25