UPD78F0386GK-8EU-A Renesas Electronics America, UPD78F0386GK-8EU-A Datasheet - Page 147

• Manufacturer Part Number: UPD78F0386GK-8EU-A
• Description: MCU 96KB FLASH 5KB RAM
• Manufacturer: Renesas Electronics America
• Series: 78K0/Lx2r

Specifications of UPD78F0386GK-8EU-A

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: LCD, LVD, POR, PWM, WDT
• Number Of I /o: 26
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -

(6) CPU clock changing from high-speed system clock (C) to internal high-speed oscillation clock (B)
(7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)
(8) CPU clock changing from subsystem clock (D) to internal high-speed oscillation clock (B)
Status Transition
(C)
Status Transition
(C)
(C)
Status Transition
(D)
Remarks 1. (A) to (I) in Table 5-5 correspond to (A) to (I) in Figure 5-14.
(B)
(D) (XT1 clock)
(D) (external subsystem clock)
(B)
2. MCM0:
(Setting sequence of SFR registers)
(Setting sequence of SFR registers)
(Setting sequence of SFR registers)
EXCLKS, OSCSELS: Bits 5 and 4 of the clock operation mode select register (OSCCTL)
RSTS, RSTOP:
XTSTART, CSS:
:
Table 5-5. CPU Clock Transition and SFR Register Setting Examples (3/4)
Setting Flag of SFR Register
Setting Flag of SFR Register
Setting Flag of SFR Register
Bits 7 and 0 of the internal oscillation mode register (RCM)
Bits 6 and 4 of the processor clock control register (PCC)
Bit 0 of the main clock mode register (MCM)
Don’t care
CHAPTER 5 CLOCK GENERATOR
User’s Manual U17504EJ2V0UD
Unnecessary if the CPU is operating
XTSTART
with the internal high-speed oscillation clock
RSTOP
with the internal high-speed
0
1
0
Unnecessary if the CPU is operating
RSTOP
0
Unnecessary if the CPU is operating
oscillation clock
0
with the subsystem clock
EXCLKS
Confirm this flag
0
1
RSTS
is 1.
Confirm this flag is 1.
OSCSELS
RSTS
1
1
Unnecessary if
XSEL is 0
MCM0
0
Unnecessary
Stabilization
Waiting for
Necessary
Oscillation
MCM0
0
CSS
0
CSS
1
1
145