OM13006,598 NXP Semiconductors, OM13006,598 Datasheet - Page 157

BOARD EVAL EM773 METER EU PLUG

OM13006,598

Manufacturer Part Number
OM13006,598
Description
BOARD EVAL EM773 METER EU PLUG
Manufacturer
NXP Semiconductors
Type
Other Power Managementr
Datasheets

Specifications of OM13006,598

Design Resources
Plug Meter Schematics, Gerber Files USB Dongle Schematics, Gerber Files
Main Purpose
Power Management, Energy/Power Meter
Embedded
Yes, MCU, 32-Bit
Utilized Ic / Part
EM773FHN33,551
Interface Type
USB
Maximum Operating Temperature
+ 150 C
Operating Supply Voltage
1.8 V to 3.6 V
Product
Power Management Development Tools
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Primary Attributes
-
Secondary Attributes
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
EM773, OL2381
Other names
568-6681
NXP Semiconductors
Table 148. Register overview: 16-bit counter/timer 0 CT16B0 (base address 0x4000 C000)
[1]
UM10415
User manual
TMR16B0IR
TMR16B0TCR
TMR16B0TC
TMR16B0PR
TMR16B0PC
TMR16B0MCR
TMR16B0MR0
TMR16B0MR1
TMR16B0MR2
TMR16B0MR3
TMR16B0CCR
TMR16B0CR0
TMR16B0EMR
-
TMR16B0CTCR
TMR16B0PWMC R/W
Name
Reset value reflects the data stored in used bits only. It does not include reserved bits content.
12.8.1 Interrupt Register (TMR16B0IR)
Access Address
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
R/W
-
R/W
The Interrupt Register (IR) consists of four bits for the match interrupts and one bit for the
capture interrupt. If an interrupt is generated then the corresponding bit in the IR will be
HIGH. Otherwise, the bit will be LOW. Writing a logic one to the corresponding IR bit will
reset the interrupt. Writing a zero has no effect.
offset
0x000
0x004
0x008
0x00C
0x010
0x014
0x018
0x01C
0x020
0x024
0x028
0x02C
0x03C
0x040 -
0x06C
0x070
0x074
Description
Interrupt Register (IR). The IR can be written to clear interrupts. The IR
can be read to identify which of five possible interrupt sources are
pending.
Timer Control Register (TCR). The TCR is used to control the Timer
Counter functions. The Timer Counter can be disabled or reset through
the TCR.
Timer Counter (TC). The 16-bit TC is incremented every PR+1 cycles of
PCLK. The TC is controlled through the TCR.
Prescale Register (PR). When the Prescale Counter (below) is equal to
this value, the next clock increments the TC and clears the PC.
Prescale Counter (PC). The 16-bit PC is a counter which is incremented
to the value stored in PR. When the value in PR is reached, the TC is
incremented and the PC is cleared. The PC is observable and
controllable through the bus interface.
Match Control Register (MCR). The MCR is used to control if an interrupt
is generated and if the TC is reset when a Match occurs.
Match Register 0 (MR0). MR0 can be enabled through the MCR to reset
the TC, stop both the TC and PC, and/or generate an interrupt every time
MR0 matches the TC.
Match Register 1 (MR1). See MR0 description.
Match Register 2 (MR2). See MR0 description.
Match Register 3 (MR3). See MR0 description.
Capture Control Register (CCR). The CCR controls which edges of the
capture inputs are used to load the Capture Registers and whether or not
an interrupt is generated when a capture takes place.
Capture Register 0 (CR0). CR0 is loaded with the value of TC when
there is an event on the CT16B0_CAP0 input.
External Match Register (EMR). The EMR controls the match function
and the external match pins CT16B0_MAT[2:0].
reserved
Count Control Register (CTCR). The CTCR selects between Timer and
Counter mode, and in Counter mode selects the signal and edge(s) for
counting.
PWM Control Register (PWMCON). The PWMCON enables PWM mode
for the external match pins CT16B0_MAT[2:0].
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 10 September 2010
Chapter 12: EM773 16-bit counter/timer (CT16B0)
UM10415
© NXP B.V. 2010. All rights reserved.
Reset
value
0
0
0
0
0
0
0
0
0
0
0
0
0
-
0
0
157 of 310
[1]

Related parts for OM13006,598