OM13006,598 NXP Semiconductors, OM13006,598 Datasheet - Page 176

• Manufacturer Part Number: OM13006,598
• Description: BOARD EVAL EM773 METER EU PLUG
• Manufacturer: NXP Semiconductors
• Type: Other Power Managementr

Specifications of OM13006,598

• Design Resources: Plug Meter Schematics, Gerber Files USB Dongle Schematics, Gerber Files
• Main Purpose: Power Management, Energy/Power Meter
• Embedded: Yes, MCU, 32-Bit
• Utilized Ic / Part: EM773FHN33,551
• Interface Type: USB
• Maximum Operating Temperature: + 150 C
• Operating Supply Voltage: 1.8 V to 3.6 V
• Product: Power Management Development Tools
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Primary Attributes: -
• Secondary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: EM773, OL2381
• Other names: 568-6681

NXP Semiconductors
13.9 Example timer operation
UM10415
User manual
Fig 43. A timer cycle in which PR=2, MRx=6, and both interrupt and reset on match are enabled
Fig 44. A timer cycle in which PR=2, MRx=6, and both interrupt and stop on match are enabled
prescale counter
timer counter
(counter enable)
timer counter
prescale
interrupt
counter
counter
PCLK
timer
reset
interrupt
TCR[0]
PCLK
Figure 43
The prescaler is set to 2 and the match register set to 6. At the end of the timer cycle
where the match occurs, the timer count is reset. This gives a full length cycle to the
match value. The interrupt indicating that a match occurred is generated in the next clock
after the timer reached the match value.
Figure 44
prescaler is again set to 2 and the match register set to 6. In the next clock after the timer
reaches the match value, the timer enable bit in TCR is cleared, and the interrupt
indicating that a match occurred is generated.
Fig 42. Sample PWM waveforms with a PWM cycle length of 100 (selected by MR3) and
4
2
4
2
MAT3:0 enabled as PWM outputs by the PWCON register.
shows a timer configured to reset the count and generate an interrupt on match.
shows a timer configured to stop and generate an interrupt on match. The
0
0
PWM2/MAT2
PWM1/MAT1
PWM0/MAT0
All information provided in this document is subject to legal disclaimers.
1
5
1
5
1
Rev. 1 — 10 September 2010
2
2
0
0
0
Chapter 13: EM773 32-bit counter/timers (CT32B0/1)
1
6
6
0
41
2
0
65
1
0
2
(counter is reset)
100
0
MR2 = 100
MR1 = 41
MR0 = 65
1
UM10415
© NXP B.V. 2010. All rights reserved.
1
176 of 310