MT46V16M16P-5B:K Micron Technology Inc, MT46V16M16P-5B:K Datasheet - Page 53

DRAM Chip DDR SDRAM 256M-Bit 16Mx16 2.6V 66-Pin TSOP Tray

MT46V16M16P-5B:K

Manufacturer Part Number
MT46V16M16P-5B:K
Description
DRAM Chip DDR SDRAM 256M-Bit 16Mx16 2.6V 66-Pin TSOP Tray
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Datasheet

Specifications of MT46V16M16P-5B:K

Density
256 Mb
Maximum Clock Rate
400 MHz
Package
66TSOP
Address Bus Width
15 Bit
Operating Supply Voltage
2.6 V
Maximum Random Access Time
0.7 ns
Operating Temperature
0 to 70 °C
Organization
16Mx16
Address Bus
15b
Access Time (max)
700ps
Operating Supply Voltage (typ)
2.6V
Package Type
TSOP
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.5V
Supply Current
260mA
Pin Count
66
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT46V16M16P-5B:K
Manufacturer:
MICRON
Quantity:
6 589
Part Number:
MT46V16M16P-5B:K
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
MT46V16M16P-5B:K
Manufacturer:
MICRON
Quantity:
7 580
PRECHARGE (PRE)
Figure 20:
BURST TERMINATE (BST)
AUTO REFRESH (AR)
SELF REFRESH
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
PRECHARGE Command
Notes:
The PRECHARGE command is used to deactivate the open row in a particular bank or
the open row in all banks as shown in Figure 20. The value on the BA0, BA1 inputs selects
the bank, and the A10 input selects whether a single bank is precharged or whether all
banks are precharged.
BA0, BA1
1. If A10 is HIGH, bank address becomes “Don’t Care.”
The BURST TERMINATE command is used to truncate READ bursts (with auto
precharge disabled). The most recently registered READ command prior to the BURST
TERMINATE command will be truncated, as shown in “Operations” on page 52. The
open page from which the READ burst was terminated remains open.
AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous
to CAS#-before-RAS# (CBR) refresh in FPM/EDO DRAMs. This command is nonpersis-
tent, so it must be issued each time a refresh is required. All banks must be idle before an
AUTO REFRESH command is issued.
The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the
rest of the system is powered down. The SELF REFRESH command is initiated like an
AUTO REFRESH command except CKE is disabled (LOW).
Self refresh is not supported on automotive temperature (AT) devices.
Address
RAS#
CAS#
WE#
CK#
CKE
A10
CS#
CK
HIGH
One bank
All banks
Bank1
Don’t Care
51
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256Mb: x4, x8, x16 DDR SDRAM
©2003 Micron Technology, Inc. All rights reserved.
Commands

Related parts for MT46V16M16P-5B:K