W83C553FY-G Nuvoton Technology Corporation of America, W83C553FY-G Datasheet - Page 91

• Manufacturer Part Number: W83C553FY-G
• Manufacturer: Nuvoton Technology Corporation of America

Specifications of W83C553FY-G

• Lead Free Status / RoHS Status: Compliant

W83C553F
Initialization Command Word 3 Register - PIC 1 (Master, default = 04h)
Function:
Type:
Bit Description:
Initialization Command Word 3 Register - PIC 2 (Slave)
Function:
Type:
Bit Description:
WINBOND SYSTEMS LABORATORY
Bits [7:3]:
Bit 2:
Bits [1:0]:
Bits [7:3]:
Bits [2:0]:
On the Interrupt Controller #1 (the master controller), this register indicates which IRQ line physically
connects the INT output of Interrupt Controller #2 (PIC 2) to Interrupt Controller #1 (PIC 1).
Write Only
SLAVE[7:3]. These bits must be programmed to "00000."
SLAVE2. Cascaded Interrupt Controller IRQ Connection. This bit must always be programmed
to "1." It indicates the slave controller (#2) is cascaded on IRQ2.
SLAVE[1:0]. These bits must be programmed to "00."
On the Interrupt Controller #2 (the slave controller), this register contains the slave identification code
broadcast by Interrupt Controller #1 from the trailing edge of the first INTA# pulse to the trailing edge of
the second INTA# pulse. It must be programmed to 02h for Interrupt Controller #2.
Write Only
Reserved. These bits must be programmed to "00000."
SLVID[2:0]. Slave Identification Code. During the initialization sequence, bits 2 and 0 must be
programmed to "0" and bit 1 programmed to a "1."
Electrical Specifications
98