EP1S10F484I6 Altera, EP1S10F484I6 Datasheet - Page 611

IC STRATIX FPGA 10K LE 484-FBGA

EP1S10F484I6

Manufacturer Part Number
EP1S10F484I6
Description
IC STRATIX FPGA 10K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheets

Specifications of EP1S10F484I6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
335
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
335
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F484I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484I6
0
Part Number:
EP1S10F484I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6N
Manufacturer:
XILINX
0
Part Number:
EP1S10F484I6N
Manufacturer:
ALTERA
0
Figure 7–19. 2-Tap 18-Bit Complex FIR Filter Implementation
Altera Corporation
September 2004
x
x
x
h
h
x
h
h
imag1
imag2
real1
real2
real1
imag1
real2
imag2
f
DSP block
DSP block
Implementing High Performance DSP Functions in Stratix & Stratix GX Devices
For more information on the different modes of the DSP blocks, see the
DSP Blocks in Stratix & Stratix GX Devices chapter.
Figure 7–19
18-bit inputs. The real and the complex outputs of the DSP blocks are
added externally to generate the overall real and imaginary output. As in
the case of basic, TDM, or polyphase FIR filters, the coefficients may be
loaded in series or parallel.
out
out
out
out
Configured as a subtractor
Configured as a subtractor
Configured as a adder
Configured as a adder
imag1
imag2
real1
real2
shows an example of a 2-tap complex FIR filter design with
= x
= x
= x
= x
real1 *
real2 *
real1 *
real2 *
h
h
h
h
imag1
imag2
real1
real2
- x
- x
+ x
+ x
imag1 *
imag2 *
imag1 *
imag2 *
h
h
h
h
imag1
imag2
real1
real2
Stratix Device Handbook, Volume 2
Overall imaginary output
Overall real output
7–33

Related parts for EP1S10F484I6