ADUC7033BCPZ-8L-RL Analog Devices Inc, ADUC7033BCPZ-8L-RL Datasheet - Page 13

no-image

ADUC7033BCPZ-8L-RL

Manufacturer Part Number
ADUC7033BCPZ-8L-RL
Description
IC MCU FLASH 96K ANLG I/O 48LFCS
Manufacturer
Analog Devices Inc
Type
Battery Managementr
Datasheets

Specifications of ADUC7033BCPZ-8L-RL

Input Type
Logic
Output Type
Logic
Interface
UART, SPI
Current - Supply
20mA
Mounting Type
Surface Mount
Package / Case
*
For Use With
EVAL-ADUC7033QSPZ - EVAL DEV QUICK START ADUC7033
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 5. SPI Slave Mode Timing (PHASE Mode = 0)
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
1
2
SL
SH
DAV
DSU
DHD
DF
DR
SR
SF
DOCS
SFS
t
t
SS
HCLK
UCLK
depends on the clock divider (CD) bits in POWCON MMR. t
= 48.8 ns and corresponds to the 20.48 MHz internal clock from the PLL before the clock divider.
(POLARITY = 0)
(POLARITY = 1)
Description
SS to SCLK edge
SCLK low pulse width
SCLK high pulse width
Data output valid after SCLK edge
Data input setup time before SCLK edge
Data input hold time after SCLK edge
Data output fall time
Data output rise time
SCLK rise time
SCLK fall time
Data output valid after SS edge
SS high after SCLK edge
SCLK
SCLK
MISO
MOSI
SS
t
DOCS
t
CS
1
t
1
DSU
MSB IN
MSB
t
DHD
t
SH
2
Figure 5. SPI Slave Mode Timing (PHASE Mode = 0)
2
t
DF
HCLK
2
t
DAV
= t
UCLK
t
SL
Rev. B | Page 13 of 140
/2
t
CD
DR
.
BITS [6:1]
BITS [6:1]
Min
0
4 × t
UCLK
Typ
½ t
(SPIDIV + 1) × t
(SPIDIV + 1) × t
3.5
3.5
3.5
3.5
½ t
SL
SL
LSB IN
t
SR
LSB
HCLK
HCLK
t
SF
Max
(3 × t
(3 × t
t
SFS
UCLK
UCLK
) + (2 × t
) + (2 × t
HCLK
HCLK
ADuC7033
)
)
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADUC7033BCPZ-8L-RL