ATmega1284PR231 Atmel Corporation, ATmega1284PR231 Datasheet - Page 51
ATmega1284PR231
Manufacturer Part Number
ATmega1284PR231
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT86RF231.pdf
(198 pages)
2.ATMEGA1284PR231.pdf
(380 pages)
3.ATMEGA1284PR231.pdf
(20 pages)
Specifications of ATmega1284PR231
Flash (kbytes)
128 Kbytes
Max. Operating Frequency
20 MHz
Max I/o Pins
32
Spi
3
Twi (i2c)
1
Uart
2
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Crypto Engine
AES
Sram (kbytes)
16
Eeprom (bytes)
4096
Operating Voltage (vcc)
1.8 to 3.6
Timers
3
Frequency Band
2.4 GHz
Max Data Rate (mb/s)
2
Antenna Diversity
Yes
External Pa Control
Yes
Power Output (dbm)
3
Receiver Sensitivity (dbm)
-101
Receive Current Consumption (ma)
13.2
Transmit Current Consumption (ma)
14.4
Link Budget (dbm)
104
- Current page: 51 of 198
- Download datasheet (5Mb)
7.2.3
8111C–MCU Wireless–09/09
RX_AACK_ON - Receive with Automatic ACK
The CSMA_SEED_0 and CSMA_SEED_1 register bits (registers 0x2D, 0x2E) define a random
seed for the back-off-time random-number generator in the AT86RF231.
The MAX_BE and MIN_BE register bits (register 0x2F) sets the maximum and minimum CSMA
back-off exponent (according to [1]).
The general functionality of the RX_AACK procedure is shown in
The gray shaded area is the standard flow of an RX_AACK transaction for IEEE 802.15.4 com-
pliant frames, refer
procedures are exceptions for specific operating modes or frame formats, refer to
7.2.3.3 “Configuration of non IEEE 802.15.4 Compliant Scenarios” on page
The frame filtering operations is described in detail in
61.
In RX_AACK_ON state, the radio transceiver listens for incoming frames. After detecting a valid
PHR, the radio transceiver parses the frame content of the MAC header (MHR), refer to
8.1.2 “MAC Protocol Layer Data Unit (MPDU)” on page
Generally, at nodes, configured as a normal device or PAN coordinator, a frame is not indicated
if the frame filter does not match and the FCS is invalid. Otherwise, the interrupt IRQ_3
(TRX_END) is issued after the completion of the frame reception. The microcontroller can then
read the frame. An exception applies if promiscuous mode is enabled; see
figuration of IEEE Scenarios” on page
even if the FCS fails.
If the content of the MAC addressing fields of the received frame (refer to IEEE 802.15.4 section
7.2.1) matches one of the configured addresses, dependent on the addressing mode, an
address match interrupt IRQ_5 (AMI) is issued, refer to
page
PAN-ID and IEEE address). Frame filtering as described in
page 61
During reception the AT86RF231 parses bit [5] (ACK Request) of the frame control field of the
received data or MAC command frame to check if an ACK reply is expected. In that case and if
the frame passes the third level of filtering, see IEEE 802.15.4-2006, section 7.5.6.2, the radio
transceiver automatically generates and transmits an ACK frame.
The content of the frame pending subfield of the ACK response is set by register bit
AACK_SET_PD (register 0x2E, CSMA_SEED_1) when the ACK frame is sent in response to a
data request MAC command frame, otherwise this subfield is set to 0. The sequence number is
copied from the received frame.
Optionally, the start of the transmission of the acknowledgement frame can be influenced by
register bit AACK_ACK_TIME. Default value (according to standard IEEE 802.15.4) is 12 sym-
bol times after the reception of the last symbol of a data or MAC command frame.
If the register bit AACK_DIS_ACK (register 0x2E, CSMA_SEED_1) is set, no acknowledgement
frame is sent even if an acknowledgment frame was requested. This is useful for operating the
MAC hardware accelerator in promiscuous mode, see
Scenarios” on page
61. The expected address values are to be stored in registers 0x20 - 0x2B (Short address,
is also valid for Basic Operating Mode.
55.
Section 7.2.3.2 “Configuration of IEEE Scenarios” on page
55, in that case an IRQ_3 (TRX_END) interrupt is issued,
Section 7.2.3.5 “Frame Filtering” on page
80.
Section 7.2.3.2 “Configuration of IEEE
Section 7.2.3.5 “Frame Filtering” on
Section 7.2.3.5 “Frame Filtering” on
Figure 7-9 on page
AT86RF231
Section 7.2.3.2 “Con-
58.
55. All other
53.
Section
Section
51
Related parts for ATmega1284PR231
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Microcontroller with 128K bytes In-system programmable flash, 8 MHz, power supply =2.7 - 5.5V
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
IC AVR MCU 2.4GHZ XCEIVER 64QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ATMEGA644/AT86RF230 40-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
BUNDLE ATMEGA644P/AT86RF230 QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
BUNDLE ATMEGA644P/AT86RF230 TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ATMEGA1281/AT86RF230 64-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU, 8BIT, AVR, 16K FLASH, 28PDIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Microcontroller Modules MCU CARD BIGAVR6 100P W/ ATMEGA2560
Manufacturer:
mikroElektronika