RS8234 Mindspeed Technologies, RS8234 Datasheet - Page 167

no-image

RS8234

Manufacturer Part Number
RS8234
Description
Atm Servicesar Plus With Xbr Traffic Management
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS8234EBGC
Manufacturer:
MINDSPEED
Quantity:
67
Part Number:
RS8234EBGC
Manufacturer:
AD
Quantity:
64
Part Number:
RS8234EBGC
Manufacturer:
MNDSPEED
Quantity:
648
Part Number:
RS8234EBGD
Manufacturer:
RICOH
Quantity:
1 238
Part Number:
RS8234EBGD
Manufacturer:
MNDSPEED
Quantity:
586
Part Number:
RS8234EBGD/28234-15
Manufacturer:
MNDSPEED
Quantity:
10 000
Table 6-2. Selection of Schedule Table Slot Size by System Requirements
RS8234
ATM ServiceSAR Plus with xBR Traffic Management
28234-DSH-001-B
NOTE(S):
(1)
(2)
Service
CBR
VBR_OFFSET would be set to zero for this mode of operation.
The bottom four rows of this table describe the slot size formats when USE_SCH_CTRL is not asserted.
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
No
No
No
No
Number of
VBR/ABR
Priorities
Required
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
of all schedule slots through the SLOT_DEPTH, 4-bit VBR_OFFSET, and
TUN_PRI0-OFFSET fields in the SCH_CTRL register, as well as the CBR_TUN
bit in the SEG_CTRL register. If the USE_SCH_CTRL bit in the SEG_CTRL
register is not asserted, the user controls the size and format of all schedule slots
through the DBL_SLOT, 3-bit VBR_OFFSET, and CBR_TUN fields in the
SEG_CTRL register. These factors, coupled with the size of the Schedule Table,
determine the memory requirements for the Schedule Table.
Schedule Table slot sizes.
8 Words (256 bits)
8 Words (256 bits)
7 Words (224 bits)
7 Words (224 bits)
6 Words (192 bits)
6 Words (192 bits)
5 Words (160 bits)
5 Words (160 bits)
4 Words (128 bits)
4 Words (128 bits)
3 Words (96 bits)
3 Words (96 bits)
2 Words (64 bits)
2 Words (64 bits)
If the USE_SCH_CTRL bit is asserted, the user controls the size and format
Table 6-2
1 Word (32 bits)
1 Word (32 bits)
Schedule Slot
Size
Mindspeed Technologies
describes the parameters directly associated with the various
CBR_TUN
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
(DBL_SLOT=1)
(DBL_SLOT=1)
(DBL_SLOT=0)
(DBL_SLOT=0)
SLOT_DEPTH
6.2 xBR Cell Scheduler Functional Description
111
111
110
110
101
101
100
100
011
011
010
010
001
001
000
000
(2)
(2)
(2)
(2)
VBR_OFFSET + 0 thru 13
VBR_OFFSET + 1 thru 13
VBR_OFFSET + 0 thru 11
VBR_OFFSET + 1 thru 11
VBR_OFFSET + 0 thru 9
VBR_OFFSET + 1 thru 9
VBR_OFFSET + 0 thru 7
VBR_OFFSET + 1 thru 7
VBR_OFFSET + 0 thru 5
VBR_OFFSET + 1 thru 5
VBR_OFFSET + 0 thru 3
VBR_OFFSET + 1 thru 3
6.0 Traffic Management
VBR_OFFSET + 0 or 1
Available VBR/ABR
VBR_OFFSET + 1
Priority Levels
0 thru 15
1 thru 15
(1)
(1)
6-7

Related parts for RS8234