xrt94l33 Exar Corporation, xrt94l33 Datasheet - Page 366

no-image

xrt94l33

Manufacturer Part Number
xrt94l33
Description
Multi-channel, Multi-function Device Aggregates 3 Ds3/e3/sts-1 Into Oc3/stm-1
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xrt94l33IB
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xrt94l33IB
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xrt94l33IB
Quantity:
60
Part Number:
xrt94l33IB-L
Manufacturer:
Exar Corporation
Quantity:
10 000
XRT94L33
Rev.1.2.0.
Receive STS-3 Transport – Receive SD Burst Error Tolerance – Byte 1 (Address = 0x1152)
Receive STS-3 Transport – Receive SD Burst Error Tolerance – Byte 0 (Address = 0x1153)
Note:
The value that is written into these registers dictates the maximum number of B2 byte errors that the SD
Detector will accumulate over a “sub-interval” period, when checking to determine if it should declare the SD
defect condition.
Example of using the SD Error Burst Filter
Let’s suppose that a customer wishes to configure the SD Detector to declare the SD defect condition
whenever the Bit Error Rate (BER) within an incoming STS-12 signal exceeds 1x10-9. Further, let us assume
that the customer wants to continuously check for a BER of 1x10-9 over a “sliding monitor” window of 167
seconds. The user must then execute the following steps in order to implement this configuration setting.
STEP 1 – Setting the “SD Defect Declare Monitor” Interval to 167 seconds
Since 167 seconds corresponds to 167,000ms, then we need to write in the value 167,000 or 0x028C58 into
the “Receive STS-3 Transport – Receive SD Set Monitor Interval” Register, as depicted below.
Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 2 (Address = 0x113D)
Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 1 (Address = 0x113E)
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
0
1
7
7
7
7
The default value for the contents within the “Receive STS-3 Transport – Receive SD Burst Error Tolerance”
Register is 0xFFFF. This means that the SD Detector can receive (and tally) up to 65,535 B2 Byte errors within
a given sub-interval period. Beyond this point, the SD Detector will cease to tally anymore B2 byte errors during
this “sub-interval” period.
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
0
0
6
6
6
6
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
0
0
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
5
5
5
5
SD_SET_MONITOR_WINDOW[23:16]
SD_SET_MONITOR_WINDOW[15:8]
SD_BURST_TOLERANCE[15:8]
SD_BURST_TOLERANCE[7:0]
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
0
0
4
4
4
4
366
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
0
1
3
3
3
3
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
0
1
2
2
2
2
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
1
0
1
1
1
1
xr
B
B
B
B
R/W
R/W
R/W
R/W
IT
IT
IT
IT
1
1
0
0
0
0
0
0

Related parts for xrt94l33