PIC12C672T-10/SM Microchip Technology, PIC12C672T-10/SM Datasheet - Page 492

• Manufacturer Part Number: PIC12C672T-10/SM
• Description: IC MCU OTP 2KX14 A/D 8-SOIJ
• Manufacturer: Microchip Technology
• Series: PIC® 12Cr

Specifications of PIC12C672T-10/SM

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 10MHz
• Peripherals: POR, WDT
• Number Of I /o: 5
• Program Memory Size: 3.5KB (2K x 14)
• Program Memory Type: OTP
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 4x8b
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• For Use With: XLT08SO-1 - SOCKET TRANSITION 8SOIC 150/208AC164312 - MODULE SKT FOR PM3 16SOIC309-1048 - ADAPTER 8-SOIC TO 8-DIP309-1047 - ADAPTER 8-SOIC TO 8-DIP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Connectivity: -

PICmicro MID-RANGE MCU FAMILY
26.4.2
DS31026A-page 26-8
Note 1: XT, HS or LP oscillator mode assumed.
INSTRUCTION FLOW
INTF flag
(INTCON<1>)
GIE bit
(INTCON<7>)
Instruction
fetched
Instruction
executed
CLKOUT
2: T
3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will
4: CLKOUT is not available in these osc modes, but shown here for timing reference.
INT pin
OSC1
PC
(4)
continue in-line.
Wake-up Using Interrupts
OST
Inst(PC) = SLEEP
Q1 Q2 Q3 Q4
= 1024T
Inst(PC - 1)
PC
When interrupts are globally disabled (GIE cleared) and any interrupt source has both its inter-
rupt enable bit and interrupt flag set, one of the following events will occur:
• If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will
• If the interrupt occurs during or after the execution of a SLEEP instruction, the device will
Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for
flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP
instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as
an NOP.
To ensure that the WDT is clear, a CLRWDT instruction should be executed before a SLEEP instruc-
tion.
Figure 26-2: Wake-up from Sleep Through Interrupt
OSC
complete as an NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO
bit will not be set and PD bit will not be cleared.
immediately wake-up from sleep. The SLEEP instruction will be completely executed before
the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set
and the PD bit will be cleared.
(drawing not to scale) This delay will not be there for RC osc mode.
Q1 Q2 Q3 Q4
Inst(PC + 1)
SLEEP
PC+1
Q1
Processor in
SLEEP
PC+2
T
OST
(2)
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Inst(PC + 2)
Inst(PC + 1)
PC+2
Interrupt Latency
Dummy cycle
PC + 2
(2)
Q1 Q2 Q3 Q4
Inst(0004h)
Dummy cycle
1997 Microchip Technology Inc.
0004h
Q1 Q2 Q3 Q4
Inst(0005h)
Inst(0004h)
0005h