IC PIC MCU FLASH 16K 28-SSOP

PIC24F16KA102-I/SS

Manufacturer Part NumberPIC24F16KA102-I/SS
DescriptionIC PIC MCU FLASH 16K 28-SSOP
ManufacturerMicrochip Technology
SeriesPIC® XLP™ 24F
PIC24F16KA102-I/SS datasheets
 


Specifications of PIC24F16KA102-I/SS

Program Memory TypeFLASHProgram Memory Size16KB (5.5K x 24)
Package / Case28-SSOPCore ProcessorPIC
Core Size16-BitSpeed32MHz
ConnectivityI²C, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDT
Number Of I /o24Eeprom Size512 x 8
Ram Size1.5K x 8Voltage - Supply (vcc/vdd)1.8 V ~ 3.6 V
Data ConvertersA/D 9x10bOscillator TypeInternal
Operating Temperature-40°C ~ 85°CProcessor SeriesPIC24F
CorePICData Bus Width16 bit
Data Ram Size1.5 KBInterface TypeI2C/IrDA/SPI/UART
Maximum Clock Frequency32 MHzNumber Of Programmable I/os24
Number Of Timers3Operating Supply Voltage1.8 V to 3.6 V
Maximum Operating Temperature+ 85 CMounting StyleSMD/SMT
3rd Party Development Tools52713-733, 52714-737, 53276-922, EWDSPICDevelopment Tools By SupplierPG164130, DV164035, DV244005, DV164005, DM240001
Minimum Operating Temperature- 40 COn-chip Adc9-ch x 10-bit
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use WithMA240017 - MODULE PLUG-IN PIC24F16KA102 PIM
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
129
Page 129
130
Page 130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
Page 124/254

Download datasheet (4Mb)Embed
PrevNext
PIC24F16KA102 FAMILY
15.3
Pulse-Width Modulation (PWM)
Mode
The following steps should be taken when configuring
the output compare module for PWM operation:
1.
Set the PWM period by writing to the selected
Timer Period register (PRy).
2.
Set the PWM duty cycle by writing to the OC1RS
register.
3.
Write the OC1R register with the initial duty
cycle.
4.
Enable interrupts, if required, for the timer and
output compare modules. The output compare
interrupt is required for PWM Fault pin
utilization.
5.
Configure the output compare module for one of
two PWM Operation modes by writing to the
Output
Compare
Mode
bits,
(OC1CON<2:0>).
6.
Set the TMRy prescale value and enable the
time base by setting TON (TxCON<15>) = 1.
The OC1R register should be initialized
Note:
before the output compare module is first
enabled. The OC1R register becomes a
read-only Duty Cycle register when the
module is operated in the PWM modes.
The value held in OC1R will become the
PWM duty cycle for the first PWM period.
The contents of the Output Compare 1
Secondary register, OC1RS, will not be
transferred into OC1R until a time base
period match occurs.
15.3.1
PWM PERIOD
The PWM period is specified by writing to PRy, the
Timer Period register. The PWM period can be
calculated using Equation 15-1.
EQUATION 15-2:
CALCULATION FOR MAXIMUM PWM RESOLUTION
Maximum PWM Resolution (bits) =
Note 1: Based on F
DS39927B-page 122
EQUATION 15-1:
PWM Period = [(PRy) + 1] • T
where:
PWM Frequency = 1/[PWM Period]
Based on T
Note 1:
and PLL are disabled.
A PRy value of N will produce a PWM
Note:
period of N + 1 time base count cycles. For
example, a value of 7 written into the PRy
register will yield a period consisting of
8 time base cycles.
15.3.2
PWM DUTY CYCLE
The PWM duty cycle is specified by writing to the
OC1RS register. The OC1RS register can be written to
OCM<2:0>
at any time, but the duty cycle value is not latched into
OC1R until a match between PRy and TMRy occurs
(i.e., the period is complete). This provides a double
buffer for the PWM duty cycle and is essential for
glitchless PWM operation. In PWM mode, OC1R is a
read-only register.
Some important boundary parameters of the PWM duty
cycle include:
• If the Output Compare 1 register, OC1R, is loaded
with 0000h, the OC1 pin will remain low (0% duty
cycle).
• If OC1R is greater than PRy (Timer Period
register), the pin will remain high (100% duty
cycle).
• If OC1R is equal to PRy, the OC1 pin will be low
for one time base count value and high for all
other count values.
See Example 15-1 for PWM mode timing details.
Table 15-1 provides an example of PWM frequencies
and resolutions for a device operating at 10 MIPS.
(
F
CY
log
10
F
• (Timer Prescale Value)
PWM
log
(2)
10
= F
/2, Doze mode and PLL are disabled.
CY
OSC
Preliminary
CALCULATING THE PWM
(1)
PERIOD
• (Timer Prescale Value)
CY
= 2 * T
, Doze mode
CY
OSC
(1)
)
bits
© 2009 Microchip Technology Inc.