MC68HC908RF2CFA Freescale Semiconductor, MC68HC908RF2CFA Datasheet - Page 164

• Manufacturer Part Number: MC68HC908RF2CFA
• Description: IC MCU W/UHF TX 2K FLASH 32LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC68HC908RF2CFA

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 4MHz
• Peripherals: LVD, POR, PWM, RF Mod
• Number Of I /o: 12
• Program Memory Size: 2KB (2K x 8)
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -
• Connectivity: -

Development Support
13.3.1.2 Data Format
Data Sheet
164
Notes: 1 = Echo delay (2 bit times)
BREAK
$A5
Notes: 1 = Echo delay (2 bit times)
START
2 = Data return delay (2 bit times)
3 = Wait 1 bit time before sending next byte.
BIT
START
START
2 = Data return delay (2 bit times)
3 = Wait 1 bit time before sending next byte.
BIT
BIT
BIT 0
Table 13-2
Communication with the monitor ROM is in standard non-return-to-zero (NRZ)
mark/space data format. (See
The data transmit and receive rate is determined by the crystal. Transmit and
receive baud rates must be identical.
1. If the high voltage (V
Monitor
BIT 0
BIT 0
Modes
User
its COP enable output. The COP is a mask option enabled or disabled by the COPD bit in the
configuration register. See
Module.
BIT 1
Freescale Semiconductor, Inc.
Figure 13-7. Sample Monitor Waveforms
BIT 1
BIT 1
For More Information On This Product,
is a summary of the differences between user mode and monitor mode.
Figure 13-6. Monitor Data Format
Disabled
BIT 2
Enabled
COP
BIT 2
BIT 2
Go to: www.freescale.com
BIT 3
(1)
HI
Development Support
) is removed from the IRQ1 pin while in monitor mode, the SIM asserts
BIT 3
BIT 3
Table 13-2. Mode Differences
Vector
$FFFE
$FEFE
Reset
14.6 3.0-Volt DC Electrical Characteristics Excluding UHF
BIT 4
High
BIT 4
BIT 4
Figure 13-6
BIT 5
Vector
$FFFF
$FEFF
Reset
BIT 5
BIT 5
Low
BIT 6
Functions
BIT 6
BIT 6
and
$FFFC
$FEFC
Vector
Break
High
BIT 7
Figure
BIT 7
BIT 7
STOP
BIT
Vector
$FFFD
$FEFD
Break
STOP
STOP
13-7.)
Low
BIT
BIT
MC68HC908RF2 — Rev. 4.0
START
NEXT
BIT
1, 2, 3
START
START
NEXT
NEXT
BIT
BIT
1, 2, 3
Vector
$FFFC
$FEFC
1, 2, 3
High
SWI
MOTOROLA
$FEFD
Vector
$FFFD
Low
SWI