ISP1705AETTM STEricsson, ISP1705AETTM Datasheet - Page 3

no-image

ISP1705AETTM

Manufacturer Part Number
ISP1705AETTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1705AETTM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1705AETTM
Manufacturer:
TYCO
Quantity:
14
Part Number:
ISP1705AETTM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
ISP1705_2
Product data sheet
Complete USB OTG physical front-end that supports Host Negotiation Protocol (HNP)
and Session Request Protocol (SRP)
Flexible system integration and very low power consumption, optimized for portable
devices
Highly optimized ULPI compliant
UART interface:
Full industrial grade operating temperature range from 40 C to +85 C
ESD compliance:
Supports external charge pump or external V
Complete control over USB termination resistors
Data line and V
Integrated V
Integrated cable (ID) detector
3.0 V to 4.5 V supply voltage input range
Internal voltage regulator supplies 2.7 V or 3.3 V and 1.8 V
Supports interfacing I/O voltage of 3.0 V to 3.6 V; separate I/O voltage supply pins
minimize crosstalk
Power down internal regulators in Power-down mode when V
or when the chip is not selected
Typical operating current of 13 mA to 32 mA, depending on the USB speed and
bus utilization
Typical current consumption I
suspend mode, and 0.5 A in Power-down mode
3-state ULPI interface by the CHIP_SEL or CHIP_SEL_N pin, allowing bus reuse
by other applications
60 MHz, 8-pin or 12-pin interface between the core and the transceiver, including a
4-bit DDR bus or an 8-bit SDR bus
DDR or SDR interface selectable by pin
Supports 60 MHz output clock configuration
Integrated Phase-Locked Loop (PLL) supporting input clock frequencies of
13 MHz, 19.2 MHz, 24 MHz or 26 MHz
Crystal or clock frequency selectable by pin
Fully programmable ULPI-compliant register set
3-pin or 6-pin full-speed or low-speed serial mode
Internal Power-On Reset (POR) circuit
Supports transparent UART signaling on the DP and DM pins for the UART
accessory application
2.7 V UART signaling on the DP and DM pins
Entering UART mode by register setting
Exiting UART mode by asserting STP or by toggling the CHIP_SEL or
CHIP_SEL_N pin
JESD22-A114D 2 kV contact Human Body Model (HBM)
JESD22-A115-A 200 V Machine Model (MM)
JESD22-C101-C 500 V Charged Device Model (CDM)
IEC 61000-4-2 8 kV contact on the DP and DM pins
BUS
Rev. 02 — 21 January 2009
BUS
voltage comparators
pulsing session request methods
CC
is 70 A for host and 240 A for peripheral in
BUS
ULPI Hi-Speed USB transceiver
power switch
© ST-NXP Wireless 2009. All rights reserved.
CC(I/O)
ISP1705
is not present
2 of 89

Related parts for ISP1705AETTM