ISP1705AETTM STEricsson, ISP1705AETTM Datasheet - Page 54

no-image

ISP1705AETTM

Manufacturer Part Number
ISP1705AETTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1705AETTM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1705AETTM
Manufacturer:
TYCO
Quantity:
14
Part Number:
ISP1705AETTM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
Table 30.
Table 31.
ISP1705_2
Product data sheet
Bit
Symbol
Reset
Access
Bit
7
6
5
Symbol
-
SUSPENDM
RESET
FUNC_CTRL - Function control register (address R = 04h to 06h, W = 04h, S = 05h, C = 06h) bit allocation
FUNC_CTRL - Function control register (address R = 04h to 06h, W = 04h, S = 05h, C = 06h) bit
description
reserved
R/W/S/C
11.3 PRODUCT_ID_LOW register
11.4 PRODUCT_ID_HIGH register
11.5 FUNC_CTRL register
7
0
The bit description of the register is given in
Table 28.
Legend: * reset value
The bit description of the register is given in
Table 29.
Legend: * reset value
This register controls UTMI function settings of the PHY. The bit allocation of the register
is given in
Bit
7 to 0 PRODUCT_ID_
Bit
7 to 0
SUSPENDM
R/W/S/C
Description
reserved
Suspend: Active-LOW PHY suspend.
Places the PHY into low-power mode. The PHY will power down all blocks, except the
full-speed receiver, OTG comparators and ULPI interface pins.
To come out of low-power mode, the link must assert STP. The PHY will automatically clear
this bit when it exits low-power mode.
0b — Low-power mode
1b — Powered
Reset: Active-HIGH transceiver reset.
After the link sets this bit, the PHY will assert DIR and reset the digital core. This does not
reset the ULPI interface or the ULPI register set.
When the reset is completed, the PHY will deassert DIR and automatically clear this bit,
followed by an RXCMD update to the link.
The link must wait for DIR to be deasserted before using the ULPI bus.
0b — Do not reset
1b — Reset
6
1
Symbol
LOW[7:0]
Symbol
PRODUCT_ID_
HIGH[7:0]
Table
PRODUCT_ID_LOW - Product ID low register (address R = 02h) bit description
PRODUCT_ID_HIGH - Product ID high register (address R = 03h) bit description
30.
R/W/S/C
RESET
5
0
Rev. 02 — 21 January 2009
Access Value
R
Access Value
R
R/W/S/C
4
0
OPMODE[1:0]
05h*
17h*
R/W/S/C
Description
Product ID low: Lower byte of the ST-NXP
Wireless product ID number; fixed value of 05h
Description
Product ID high: Upper byte of the ST-NXP
Wireless product ID number; fixed value of 17h
Table
Table
3
0
28.
29.
SELECT
R/W/S/C
TERM
ULPI Hi-Speed USB transceiver
2
0
R/W/S/C
© ST-NXP Wireless 2009. All rights reserved.
XCVRSELECT[1:0]
1
0
ISP1705
R/W/S/C
0
1
53 of 89

Related parts for ISP1705AETTM