MC68EN360CAI25L Freescale Semiconductor, MC68EN360CAI25L Datasheet - Page 347

• Manufacturer Part Number: MC68EN360CAI25L
• Description: IC MPU QUICC 25MHZ 240-FQFP
• Manufacturer: Freescale Semiconductor
• Series: MC68000r

Specifications of MC68EN360CAI25L

• Processor Type: M683xx 32-Bit
• Speed: 25MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 240-FQFP
• Core Size: 32 Bit
• Cpu Speed: 25MHz
• Embedded Interface Type: SCP, TDM
• Digital Ic Case Style: FQFP
• No. Of Pins: 240
• Supply Voltage Range: 4.75V To 5.25V
• Rohs Compliant: Yes
• Family Name: M68xxx
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 25MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 240
• Package Type: FQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant

REF—Output Reference Event
CAP—Capture Event
7.5.3 Timer Examples
The following example lists the required initialization sequence of timer 2 to generate an in-
terrupt every 10 s, assuming a general system clock of 25 MHz. This means that an inter-
rupt should be generated every 250 system clocks.
To implement the same function with a 32-bit timer using timer 1 and timer 2, the following
sequence may be used:
The counter has reached the TRR value. The ORI bit in the TMR is used to enable the
interrupt request caused by this event.
The counter value has been latched into the TCR. The CE bits in the TMR are used to
enable generation of this event.
1. TGCR = $0000. Put timer 2 into the reset state. Do not use cascaded mode.
2. TMR2 = $001A. Enable the prescaler of the timer to divide-by-1 and the clock source
3. TCN2 = $0000. Initialize the timer 2 count to zero. This is the default state of this reg-
4. TRR2 = $00FA. Initialize the timer 2 reference value to 250 (decimal).
5. TER2 = $FFFF. Clear TER2 of any bits that might have been set.
6. CIMR = $00040000. Enable the timer 2 interrupt in the CPM interrupt controller. Initial-
7. TGCR = $0010. Enable timer 2 to begin counting.
1. TGCR = $0080. Cascade timer 1 and timer 2. Put timer 1 and timer 2 in the reset state.
2. TMR2 = $001A. Enable the prescaler of timer 2 to divide-by-1 and the clock source to
3. TMR1 = $0000. Enable timer 1 to use the output of timer 2 as its input, which is the
4. TCN1 = $0000, TCN2 = $0000. Initialize the combined timer 1 and timer 2 count to
5. TRR1 = $0000, TRR2 = $00FA. Initialize the combined timer 1 and timer 2 reference
6. TER2 = $FFFF. Clear TER2 of any bits that might have been set.
7. CIMR = $00040000. Enable the timer 2 interrupt in the CPM interrupt controller. Initial-
8. TGCR = $0091. Enable timer 1 and timer 2 to begin counting. Leave the timers in cas-
to general system clock. Enable an interrupt when the reference value is reached, and
restart the timer to repeatedly generate 10- s interrupts.
ister.
ize the CPM interrupt configuration register.
general system clock. Enable an interrupt when the reference value is reached, and
restart the timer to repeatedly generate 10 s interrupts.
default state of this register.
zero which is the default state of this register. (This can be accomplished with one 32-
bit data move to TCN1.)
value to 250 (decimal). (This can be accomplished with one 32-bit data move to
TRR1.)
ize the CPM interrupt configuration register.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
Timers