ST10F269-T3 STMicroelectronics, ST10F269-T3 Datasheet - Page 136

• Manufacturer Part Number: ST10F269-T3
• Manufacturer: STMicroelectronics

Specifications of ST10F269-T3

• Cpu Family: ST10
• Device Core Size: 16b
• Frequency (max): 32MHz
• Interface Type: ASC/I2C/SSC
• Program Memory Type: Flash
• Program Memory Size: 256KB
• Total Internal Ram Size: 12KB
• # I/os (max): 111
• Number Of Timers - General Purpose: 4
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 4.5V
• On-chip Adc: 16-chx10-bit
• Instruction Set Architecture: CISC/RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: TQFP
• Lead Free Status / Rohs Status: Supplier Unconfirmed

ST10F269-T3
21.4 - AC characteristics
21.4.1 - Test Waveforms
Figure 65 : Input / Output Waveforms
Figure 66 : Float Waveforms
21.4.2 - Definition of Internal Timing
The internal operation of the ST10F269-T3 is
controlled by the internal CPU clock f
edges of the CPU clock can trigger internal (for
example pipeline) or external (for example bus
cycles) operations.
The specification of the external timing (AC
Characteristics) therefore depends on the time
between two consecutive edges of the CPU clock,
called “TCL”.
136/162
For timing purposes a port pin is no longer floating when V
It begins to float when a 100mV change from the loaded V
AC inputs during testing are driven at 2.4V for a logic ‘1’ and 0.4V for a logic ‘0’.
Timing measurements are made at V
0.45V
2.4V
V
Load
V
V
Load
Load
+0.1V
-0.1V
0.2V
0.2V
DD
DD
CPU
IH
+0.9
-0.1
. Both
Test Points
min for a logic ‘1’ and V
Reference
Timing
Points
V
V
OL
OH
0.2V
0.2V
The CPU clock signal can be generated by
different mechanisms. The duration of TCL and its
variation (and also the derived external timing)
depends on the mechanism used to generate
f
This influence must be regarded when calculating
the timings for the ST10F269-T3.
The example for PLL operation shown in Figure
67 refers to a PLL factor of 4.
CPU
DD
DD
.
-0.1
+0.9
OH
LOAD
/V
OL
IL
changes of ±100mV.
max for a logic ‘0’.
level occurs (I
V
V
OL
OH
OH
+0.1V
-0.1V
/I
OL
= 20mA).