ST10F269-T3 STMicroelectronics, ST10F269-T3 Datasheet - Page 48

• Manufacturer Part Number: ST10F269-T3
• Manufacturer: STMicroelectronics

Specifications of ST10F269-T3

• Cpu Family: ST10
• Device Core Size: 16b
• Frequency (max): 32MHz
• Interface Type: ASC/I2C/SSC
• Program Memory Type: Flash
• Program Memory Size: 256KB
• Total Internal Ram Size: 12KB
• # I/os (max): 111
• Number Of Timers - General Purpose: 4
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 4.5V
• On-chip Adc: 16-chx10-bit
• Instruction Set Architecture: CISC/RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: TQFP
• Lead Free Status / Rohs Status: Supplier Unconfirmed

ST10F269-T3
9 - CAPTURE/COMPARE (CAPCOM) UNITS
The ST10F269-T3 has two 16 channels CAPCOM
units as described in Figure 12. These support
generation and control of timing sequences on up
to 32 channels with a maximum resolution of
250ns at 32MHz CPU clock. The CAPCOM units
are typically used to handle high speed I/O tasks
such as pulse and waveform generation, pulse
width modulation (PMW), Digital to Analog (D/A)
conversion, software timing, or time recording
relative to external events.
Four 16-bit timers (T0/T1, T7/T8) with reload
registers provide two independent time bases for
the capture/compare register array (See Figures
13 and 14).
The input clock for the timers is programmable to
several prescaled values of the internal system
clock, or may be derived from an overflow/
underflow of timer T6 in module GPT2. This
Figure 12 : CAPCOM Unit Block Diagram
* The CAPCOM2 unit provides 16 capture inputs, but only 12 compare outputs. CC24I to CC27I are inputs only.
48/162
CPU
Clock
CPU
Clock
TxIN
Over / Underflow
Compare outputs
GPT2 Timer T6
Over / Underflow
GPT2 Timer T6
Capture inputs
2
2
n
n
n = 3...10
n = 3...10
Pin
Pin
Pin
16
Compare)
(Capture
Control
Control
Control
Mode
Input
Input
Tx
Ty
or
provides a wide range of variation for the timer
period
adjustments to application specific requirements.
In addition, external count inputs for CAPCOM
timers T0 and T7 allow event scheduling for the
capture/compare registers relative to external
events.
Each of the two capture/compare register arrays
contain
registers, each of which may be individually
allocated to either CAPCOM timer T0 or T1 (T7 or
T8, respectively), and programmed for capture or
compare functions. Each of the 32 registers has
one associated port pin which serves as an input
pin for triggering the capture function, or as an
output pin to indicate the occurrence of a compare
event. Figure 12 shows the basic structure of the
two CAPCOM units.
Reload Register TxREL
Reload Register TyREL
CAPCOM Timer Tx
(Capture/Compare)
CAPCOM Timer Ty
Sixteen 16-bit
Registers
and
16
dual
resolution
purpose
Capture / Compare*
Interrupt Requests
Interrupt
Request
Interrupt
Request
and
16
capture/compare
allows
x = 0, 7
y = 1, 8
precise