n25q064 Numonyx, n25q064 Datasheet - Page 133

no-image

n25q064

Manufacturer Part Number
n25q064
Description
64mb 1.8v, Multiple I/o, 4kb Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q064A11EF640E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q064A11EF640F
Manufacturer:
ST
0
Part Number:
n25q064A11ESE40F
Manufacturer:
NXP
Quantity:
25
Part Number:
n25q064A11ESE40F
Manufacturer:
MICRON
Quantity:
8 000
Part Number:
n25q064A11ESE40F
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q064A11ESE40F
Quantity:
62
Part Number:
n25q064A11ESEA0F
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
n25q064A11ESF40F
Quantity:
52
Part Number:
n25q064A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
n25q064A13E1240F
Manufacturer:
MICRON
Quantity:
1 200
Part Number:
n25q064A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1241E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1241E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q064A13E1241E
Quantity:
1 100
N25Q064 - 1.8V
10.3
DQ0
DQ3
DQ1
DQ2
Xb is the XIP Confirmation bit and should be set as follows: 0 to keep XIP state; 1 to exit XIP mode and return to standard read mode.
*This bit is “Don’t Care.”
C
S
Mode 3
Mode 0
Table 24.
Figure 107. XiP: enter by VCR 2/2 (QIOFR in normal SPI protocol example)
XIP mode hold and exit
The XIP mode does require at least one additional clock cycle to allow the XIP Confirmation
bit to be sent to the memory on DQ0 during the first dummy clock cycle.
The device decodes the XIP Confirmation bit with the scheme:
In Dual I/O XIP mode, the values of DQ1 during the first dummy clock cycle after the
addresses is always Don't Care.
In Quad I/O XIP mode, the values of DQ3, DQ2 and DQ1 during the first dummy clock cycle
after the addresses are always Don't Care.
In Dual and Single I/O XIP mode, in presence of the RESET pin enabled (in devices with a
dedicated part number), a low pulse on that pin resets the XIP protocol as defined by the
Volatile Configuration Register, reporting the memory at the state of last power up, as
defined by the Non Volatile Configuration Register. In Quad I/O XiP modes, it is possible to
XIP Confirmation bit=0 means to hold XIP Mode
XIP Confirmation bit=1 means to exit XIP Mode and comes back to read mode, that
means codifying the first byte after the next chip select as an instruction code.
0
‘1’
Don’t Care
Don’t Care
1
81h (WRVCR opcode)
2
Instruction
VCR XIP bits setting example
3
4
5
6
7
A23-16 A15-8 A7-0
7*
4
5
6
8
2
3
0
1
9 10 11 12 13 14
4
5
6
7
2
3
0
1
6
7
4
5
Micron Technology, Inc., reserves the right to change products or specifications without notice.
6 dummy
+ 0110
cycles
0
1
2
3
Xb
Dummy (ex.: 6)
15 16
Ready for
17 18
XIP
0
19
20
6
©2010 Micron Technology, Inc. All rights reserved.
7
4
5
Byte 1
IO switches from Input to Output
21
3
1
2
Sets the Wrap mode
0
22
6
7
4
5
Byte 2
23
3
1
2
0
011
XIP Operations
5
6
7
4
133/154

Related parts for n25q064