n25q064 Numonyx, n25q064 Datasheet - Page 62

no-image

n25q064

Manufacturer Part Number
n25q064
Description
64mb 1.8v, Multiple I/o, 4kb Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q064A11EF640E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q064A11EF640F
Manufacturer:
ST
0
Part Number:
n25q064A11ESE40F
Manufacturer:
NXP
Quantity:
25
Part Number:
n25q064A11ESE40F
Manufacturer:
MICRON
Quantity:
8 000
Part Number:
n25q064A11ESE40F
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q064A11ESE40F
Quantity:
62
Part Number:
n25q064A11ESEA0F
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
n25q064A11ESF40F
Quantity:
52
Part Number:
n25q064A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
n25q064A13E1240F
Manufacturer:
MICRON
Quantity:
1 200
Part Number:
n25q064A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1241E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1241E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q064A13E1241E
Quantity:
1 100
Instructions
9.1.7
Note:
62/154
DQ0
DQ0
DQ1
DQ1
C
S
C
S
Mode 3
Mode 0
Figure 15. Dual I/O Fast Read instruction sequence
Quad Output Fast Read
The Quad Output Fast Read (QOFR) instruction is very similar to the Dual Output Fast
Read (DOFR) instruction, except that the data are shifted out on four pins (pin DQ0, pin
DQ1, pin W/VPP/DQ2 and pin HOLD/DQ3 (1) instead of only two. Outputting the data on
four pins instead of one doubles the data transfer bandwidth compared to the Dual Output
Fast Read (DOFR) instruction.
The device is first selected by driving Chip Select (S) Low. The instruction code for the Quad
Output Fast Read instruction is followed by a 3-byte address (A23-A0) and a dummy byte,
each bit being latched-in during the rising edge of Serial Clock (C). Then the memory
contents, at that address, are shifted out on pin DQ0, pin DQ1, pin W/VPP/DQ2 and pin
HOLD/DQ3 (1) at a maximum frequency fC, during the falling edge of Serial Clock (C).
The instruction sequence is shown in Figure 15.
The first byte addressed can be at any location. The address is automatically incremented
to the next higher address after each byte of data is shifted out on pin DQ0, pin DQ1, pin
W/VPP/DQ2 and pin HOLD/DQ3 (1). The whole memory can, therefore, be read with a
single Quad Output Fast Read (QOFR) instruction.
When the highest address is reached, the address counter rolls over to 00 0000h, so that
the read sequence can be continued indefinitely.
Reset functionality is available instead of Hold in devices with a dedicated part number. See
Section 16: Ordering
27 28 29
IO switches from Input to Output
6
7
Byte 1
4
5
0
30
2
3
1
31 32 33 34 35 36 37 38 39 40 41
0
1
2
Instruction
6
7
3
Byte 2
4
5
information.
4
2
3
5
0
1
6
6
7
7
4
5
22 20 18 16
23 21 19 17 15 13 11 9
Byte 3
8
2
3
9 10 11 12 13 14
Micron Technology, Inc., reserves the right to change products or specifications without notice.
0
1
6
7
24-bit Address
4
Byte 4
5
14 12 10 8
42
2
3
43
0
1
6
7
15 16 17 18 19 20
6
7
©2010 Micron Technology, Inc. All rights reserved.
4
5
2
3
0
1
Dummy Cycles
N25Q064 - 1.8V

Related parts for n25q064