n25q064 Numonyx, n25q064 Datasheet - Page 81

• Manufacturer Part Number: n25q064
• Description: 64mb 1.8v, Multiple I/o, 4kb Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
• Manufacturer: Numonyx

N25Q064 - 1.8V
Table 19.
1. Values of (b1, b0) after power-up are defined in
9.1.26
b7-b2
Bit
b1
b0
S
C
DQ0
*Address bit A23 is “Don’t Care.”
Sector Lock
Write Lock
Bit name
Sector
Down
Lock Register out
Write to Lock Register (WRLR)
The Write to Lock Register (WRLR) instruction allows bits to be changed in the Lock
Registers. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded, the
device sets the Write Enable Latch (WEL).
The Write to Lock Register (WRLR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code, three address bytes (pointing to any address in the
targeted sector and one data byte on Serial Data input (DQ0). Chip Select (S) must be
driven High after the eighth bit of the data byte has been latched in, otherwise the Write to
Lock Register (WRLR) instruction is not executed.
Lock Register bits are volatile, and therefore do not require time to be written. When the
Write to Lock Register (WRLR) instruction has been successfully executed, the Write
Enable Latch (WEL) bit is reset after a delay time less than tSHSL minimum value.
Any Write to Lock Register (WRLR) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 34. Write to Lock Register instruction sequence
0
1
Value
2
‘1’
‘0’
‘1’
‘0’
Instruction
3
The Write Lock and Lock Down bits cannot be changed. Once a ‘1’ is written to the
Lock Down bit it cannot be cleared to ‘0’, except by a power-up.
The Write Lock and Lock Down bits can be changed by writing new values to them.
Write, Program and Erase operations in this sector will not be executed. The
memory contents will not be changed.
Write, Program and Erase operations in this sector are executed and will modify the
sector contents.
4
(1)
5
6
7
MSB
23
8
Section 7: Protection
22 21
9 10
24-Bit Address*
Reserved
3
28 29 30 31 32 33 34 35
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2
1
modes.
0
Function
MSB
7
6
Lock Register
5
4
In
©2010 Micron Technology, Inc. All rights reserved.
3
36 37 38
2
1
0
39
Write_LR
Instructions
81/154