AT91SAM9G45-EKES Atmel, AT91SAM9G45-EKES Datasheet - Page 486

KIT EVAL FOR AT91SAM9G45

AT91SAM9G45-EKES

Manufacturer Part Number
AT91SAM9G45-EKES
Description
KIT EVAL FOR AT91SAM9G45
Manufacturer
Atmel
Series
AT91SAM Smart ARMr
Type
MCUr

Specifications of AT91SAM9G45-EKES

Contents
Board
Processor To Be Evaluated
SAM9G45
Data Bus Width
32 bit
Interface Type
I2C, SPI, UART
Maximum Operating Temperature
+ 50 C
Minimum Operating Temperature
- 10 C
Operating Supply Voltage
1.8 V to 3.3 V
For Use With/related Products
AT91SAM9G45
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q4626953
31.6.2
31.6.3
31.7
31.7.1
Figure 31-3.
Figure 31-4. Transfer Format
31.7.2
486
Functional Description
AT91SAM9G45
Power Management
Interrupt
Transfer Format
Modes of Operation
START and STOP Conditions
TWD
TWCK
The TWI interface may be clocked through the Power Management Controller (PMC), thus the
programmer must first configure the PMC to enable the TWI clock.
The TWI interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). In
order to handle interrupts, the AIC must be programmed before configuring the TWI.
Table 31-5.
The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must
be followed by an acknowledgement. The number of bytes per transfer is unlimited (see
31-4).
Each transfer begins with a START condition and terminates with a STOP condition (see
31-3).
The TWI has six modes of operations:
• Enable the peripheral clock.
• A high-to-low transition on the TWD line while TWCK is high defines the START condition.
• A low-to-high transition on the TWD line while TWCK is high defines a STOP condition.
• Master transmitter mode
• Master receiver mode
Start
Instance
TWI0
TWI1
Address
TWCK
TWD
Peripheral IDs
R/W
Start
Ack
12
13
ID
Data
Ack
Data
Stop
Ack
Stop
6438F–ATARM–21-Jun-10
Figure
Figure

Related parts for AT91SAM9G45-EKES