HD64F7051SFJ20V Renesas Electronics America, HD64F7051SFJ20V Datasheet - Page 628

MCU 5V 256K J-TEMP PB-FREE QFP-1

HD64F7051SFJ20V

Manufacturer Part Number
HD64F7051SFJ20V
Description
MCU 5V 256K J-TEMP PB-FREE QFP-1
Manufacturer
Renesas Electronics America
Series
SuperH® SH7050r
Datasheet

Specifications of HD64F7051SFJ20V

Core Processor
SH-2
Core Size
32-Bit
Speed
20MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, WDT
Number Of I /o
102
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
168-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7051SFJ20V
Manufacturer:
RENESAS
Quantity:
101
Part Number:
HD64F7051SFJ20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 19 ROM (256 kB Version)
Rev. 5.00 Jan 06, 2006 page 606 of 818
REJ09B0273-0500
Note: If a memory cell does not operate normally and cannot be erased, one H'FF byte is
continuously at prescribed bit rate
host to indicate end of adjustment
After bit rate adjustment, SH7051
of H'00 data transmitted by host
transmits one H'00 data byte to
Host confirms normal reception
indication (H'00), and transmits
SH7051 calculates bit rate and
SH7051 measures low period
sets value in bit rate register
SH7051 transmits one H'AA
of bit rate adjustment end
Host transfers data (H'00)
and execute reset-start
Set pins to boot mode
transmitted as an erase error, and the erase operation and subsequent operations
are halted.
After receiving H'55,
one H'55 data byte
data byte to host
Start
Figure 19.4 Boot Mode Execution Procedure
Host transmits programming control
program transferred to on-chip RAM
program sequentially in byte units
SH7051 transmits one H'AA data
of programming control program
number of bytes to host as verify
programming control program to
control program to on-chip RAM
if data has already been written,
Transfer received programming
memory data has been erased,
host as verify data (echo-back)
Check flash memory data, and
bytes (N), upper byte followed
Execute programming control
After confirming that all flash
SH7051 transmits received
SH7051 transmits received
Host transmits number
End of transmission
data (echo-back)
erase all blocks
by lower byte
byte to host
n = N?
n = 1
Yes
No
n + 1
n

Related parts for HD64F7051SFJ20V