FPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano

A3PN125-ZVQG100

Manufacturer Part NumberA3PN125-ZVQG100
DescriptionFPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano
ManufacturerActel
A3PN125-ZVQG100 datasheet
 

Specifications of A3PN125-ZVQG100

Processor SeriesA3PN125CoreIP Core
Number Of Macrocells1024Maximum Operating Frequency350 MHz
Number Of Programmable I/os71Data Ram Size36 Kbit
Delay Time1.02 nsSupply Voltage (max)3.3 V
Supply Current2 mAMaximum Operating Temperature+ 70 C
Minimum Operating Temperature- 20 CDevelopment Tools By SupplierAGLN-Nano-Kit, AGLN-Z-Nano-Kit, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FloasPro 4, FlashPro 3, FlashPro Lite
Mounting StyleSMD/SMTSupply Voltage (min)1.5 V
Number Of Gates125 KPackage / CaseVQFP-100
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 66/106

Download datasheet (4Mb)Embed
PrevNext
ProASIC3 nano DC and Switching Characteristics
50%
CLK
50%
Data
EN
50%
t
HE
t
PRE
SUE
CLR
Out
Figure 2-22 • Timing Model and Waveforms
Timing Characteristics
Table 2-66 • Register Delays
Commercial-Case Conditions: T
Parameter
t
Clock-to-Q of the Core Register
CLKQ
t
Data Setup Time for the Core Register
SUD
t
Data Hold Time for the Core Register
HD
t
Enable Setup Time for the Core Register
SUE
t
Enable Hold Time for the Core Register
HE
t
Asynchronous Clear-to-Q of the Core Register
CLR2Q
t
Asynchronous Preset-to-Q of the Core Register
PRE2Q
t
Asynchronous Clear Removal Time for the Core Register
REMCLR
t
Asynchronous Clear Recovery Time for the Core Register
RECCLR
t
Asynchronous Preset Removal Time for the Core Register
REMPRE
t
Asynchronous Preset Recovery Time for the Core Register
RECPRE
t
Asynchronous Clear Minimum Pulse Width for the Core Register
WCLR
t
Asynchronous Preset Minimum Pulse Width for the Core Register
WPRE
t
Clock Minimum Pulse Width HIGH for the Core Register
CKMPWH
t
Clock Minimum Pulse Width LOW for the Core Register
CKMPWL
Note:
For specific junction temperature and voltage supply levels, refer to
2- 52
50%
50%
50%
t
HD
t
SUD
50%
0
t
t
WPRE
RECPRE
50%
50%
t
WCLR
50%
50%
t
PRE2Q
t
CLR2Q
50%
50%
50%
t
CLKQ
= 70°C, Worst-Case VCC = 1.425 V
J
Description
R e visio n 8
t
t
CKMPWH
CKMPWL
50%
50%
50%
t
REMPRE
50%
t
t
REMCLR
RECCLR
50%
–2
–1
Std. Units
0.55 0.63 0.74
0.43 0.49 0.57
0.00 0.00 0.00
0.45 0.52 0.61
0.00 0.00 0.00
0.40 0.45 0.53
0.40 0.45 0.53
0.00 0.00 0.00
0.22 0.25 0.30
0.00 0.00 0.00
0.22 0.25 0.30
0.22 0.25 0.30
0.22 0.25 0.30
0.36 0.41 0.48
0.32 0.37 0.43
Table 2-6 on page 2-5
for derating values.
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns